d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

allwinner: a83t: Fix PLL_CPU clocks

Browse Source 
The PLL_CPU clocks formula is 24Mhz * N and not 24Mhz / N
Fix it by using a NKMP clock with fixed factor values for the one
unused.
This commit is contained in:
manu 2018-07-16 13:38:16 +00:00
parent 97c83e96ba
commit 4b4713aad9
1 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
sys/arm/allwinner/clkng/ccu_a83t.c
View File

@ -206,24 +206,29 @@ FIXED_CLK(osc12m_clk,
2, /* div */
0); /* flags */
/* CPU PLL are 24Mhz * N / P */
static const char *pll_c0cpux_parents[] = {"osc24M"};
static const char *pll_c1cpux_parents[] = {"osc24M"};
NM_CLK(pll_c0cpux_clk,
NKMP_CLK(pll_c0cpux_clk,
CLK_PLL_C0CPUX, /* id */
"pll_c0cpux", pll_c0cpux_parents, /* name, parents */
0x00, /* offset */
8, 8, 0, AW_CLK_FACTOR_ZERO_BASED, /* n factor */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
0, 0, /* mux */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* k factor (fake) */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
0, 0, /* lock */
31, /* gate */
AW_CLK_HAS_GATE | AW_CLK_SCALE_CHANGE); /* flags */
NM_CLK(pll_c1cpux_clk,
NKMP_CLK(pll_c1cpux_clk,
CLK_PLL_C1CPUX, /* id */
"pll_c1cpux", pll_c1cpux_parents, /* name, parents */
0x04, /* offset */
8, 8, 0, AW_CLK_FACTOR_ZERO_BASED, /* n factor */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
0, 0, /* mux */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* k factor (fake) */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
0, 0, /* lock */
31, /* gate */
AW_CLK_HAS_GATE | AW_CLK_SCALE_CHANGE); /* flags */
@ -689,8 +694,8 @@ static struct aw_ccung_clk a83t_clks[] = {
{ .type = AW_CLK_NKMP, .clk.nkmp = &pll_hsic_clk},
{ .type = AW_CLK_NKMP, .clk.nkmp = &pll_de_clk},
{ .type = AW_CLK_NKMP, .clk.nkmp = &pll_video1_clk},
{ .type = AW_CLK_NM, .clk.nm = &pll_c0cpux_clk},
{ .type = AW_CLK_NM, .clk.nm = &pll_c1cpux_clk},
{ .type = AW_CLK_NKMP, .clk.nkmp = &pll_c0cpux_clk},
{ .type = AW_CLK_NKMP, .clk.nkmp = &pll_c1cpux_clk},
{ .type = AW_CLK_NM, .clk.nm = &apb2_clk},
{ .type = AW_CLK_NM, .clk.nm = &nand_clk},
{ .type = AW_CLK_NM, .clk.nm = &mmc0_clk},