Add DDR flush registers for QCA955x.
This commit is contained in:
parent
1d556f272c
commit
4f1cbb2fdc
@ -198,4 +198,11 @@
|
||||
#define QCA955X_PLL_VAL_100 0x00000101
|
||||
#define QCA955X_PLL_VAL_10 0x00001616
|
||||
|
||||
/* DDR block */
|
||||
#define QCA955X_DDR_REG_FLUSH_GE0 (AR71XX_APB_BASE + 0x9c)
|
||||
#define QCA955X_DDR_REG_FLUSH_GE1 (AR71XX_APB_BASE + 0xa0)
|
||||
#define QCA955X_DDR_REG_FLUSH_USB (AR71XX_APB_BASE + 0xa4)
|
||||
#define QCA955X_DDR_REG_FLUSH_PCIE (AR71XX_APB_BASE + 0xa8)
|
||||
#define QCA955X_DDR_REG_FLUSH_WMAC (AR71XX_APB_BASE + 0xac)
|
||||
|
||||
#endif /* __QCA955XREG_H__ */
|
||||
|
Loading…
Reference in New Issue
Block a user