Fix a typo in r1.8: The GTLB enable/flush bit is 1<<7, not 1<<8.
PR: kern/56297 Submitted by: Dan Angelescu <mrhsaacdoh@yahoo.com>
This commit is contained in:
parent
96dbeb7199
commit
54afaf4eff
@ -373,7 +373,7 @@ agp_intel_flush_tlb(device_t dev)
|
||||
u_int32_t val;
|
||||
|
||||
val = pci_read_config(dev, AGP_INTEL_AGPCTRL, 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val & ~(1 << 8), 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val & ~(1 << 7), 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val, 4);
|
||||
}
|
||||
|
||||
|
@ -373,7 +373,7 @@ agp_intel_flush_tlb(device_t dev)
|
||||
u_int32_t val;
|
||||
|
||||
val = pci_read_config(dev, AGP_INTEL_AGPCTRL, 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val & ~(1 << 8), 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val & ~(1 << 7), 4);
|
||||
pci_write_config(dev, AGP_INTEL_AGPCTRL, val, 4);
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user