Probe Intel Denverton eMMC 5.0 controllers.
This commit is contained in:
parent
15f0034553
commit
54ef33c2a8
@ -122,6 +122,12 @@ static const struct sdhci_device {
|
||||
SDHCI_QUIRK_MMC_DDR52 |
|
||||
SDHCI_QUIRK_CAPS_BIT63_FOR_MMC_HS400 |
|
||||
SDHCI_QUIRK_PRESET_VALUE_BROKEN },
|
||||
{ 0x19db8086, 0xffff, "Intel Denverton eMMC 5.0 Controller",
|
||||
SDHCI_QUIRK_INTEL_POWER_UP_RESET |
|
||||
SDHCI_QUIRK_WAIT_WHILE_BUSY |
|
||||
SDHCI_QUIRK_MMC_DDR52 |
|
||||
SDHCI_QUIRK_CAPS_BIT63_FOR_MMC_HS400 |
|
||||
SDHCI_QUIRK_PRESET_VALUE_BROKEN },
|
||||
{ 0x22948086, 0xffff, "Intel Braswell eMMC 4.5.1 Controller",
|
||||
SDHCI_QUIRK_DATA_TIMEOUT_1MHZ |
|
||||
SDHCI_QUIRK_INTEL_POWER_UP_RESET |
|
||||
|
Loading…
Reference in New Issue
Block a user