Add macro to identify AVIC capability (advanced virtual interrupt controller)
in AMD processors. Submitted by: Dmitry Luhtionov (dmitryluhtionov@gmail.com)
This commit is contained in:
parent
86478b2081
commit
5c373339e4
@ -80,6 +80,7 @@ SYSCTL_NODE(_hw_vmm, OID_AUTO, svm, CTLFLAG_RW, NULL, NULL);
|
||||
#define AMD_CPUID_SVM_DECODE_ASSIST BIT(7) /* Decode assist */
|
||||
#define AMD_CPUID_SVM_PAUSE_INC BIT(10) /* Pause intercept filter. */
|
||||
#define AMD_CPUID_SVM_PAUSE_FTH BIT(12) /* Pause filter threshold */
|
||||
#define AMD_CPUID_SVM_AVIC BIT(13) /* AVIC present */
|
||||
|
||||
#define VMCB_CACHE_DEFAULT (VMCB_CACHE_ASID | \
|
||||
VMCB_CACHE_IOPM | \
|
||||
|
Loading…
x
Reference in New Issue
Block a user