Add SSSE3 extensions and correct CNXT-ID spelling for Intel processors.
This commit is contained in:
parent
1f4b63f824
commit
5efc6c44ff
@ -228,8 +228,8 @@ printcpuinfo(void)
|
||||
"\007<b6>"
|
||||
"\010EST" /* Enhanced SpeedStep */
|
||||
"\011TM2" /* Thermal Monitor 2 */
|
||||
"\012<b9>"
|
||||
"\013CNTX-ID" /* L1 context ID available */
|
||||
"\012SSSE3" /* SSSE3 */
|
||||
"\013CNXT-ID" /* L1 context ID available */
|
||||
"\014<b11>"
|
||||
"\015<b12>"
|
||||
"\016CX16" /* CMPXCHG16B Instruction */
|
||||
|
@ -118,7 +118,8 @@
|
||||
#define CPUID2_VMX 0x00000020
|
||||
#define CPUID2_EST 0x00000080
|
||||
#define CPUID2_TM2 0x00000100
|
||||
#define CPUID2_CNTXID 0x00000400
|
||||
#define CPUID2_SSSE3 0x00000200
|
||||
#define CPUID2_CNXTID 0x00000400
|
||||
#define CPUID2_CX16 0x00002000
|
||||
#define CPUID2_XTPR 0x00004000
|
||||
|
||||
|
@ -748,8 +748,8 @@ printcpuinfo(void)
|
||||
"\007<b6>"
|
||||
"\010EST" /* Enhanced SpeedStep */
|
||||
"\011TM2" /* Thermal Monitor 2 */
|
||||
"\012<b9>"
|
||||
"\013CNTX-ID" /* L1 context ID available */
|
||||
"\012SSSE3" /* SSSE3 */
|
||||
"\013CNXT-ID" /* L1 context ID available */
|
||||
"\014<b11>"
|
||||
"\015<b12>"
|
||||
"\016CX16" /* CMPXCHG16B Instruction */
|
||||
|
@ -110,7 +110,8 @@
|
||||
#define CPUID2_VMX 0x00000020
|
||||
#define CPUID2_EST 0x00000080
|
||||
#define CPUID2_TM2 0x00000100
|
||||
#define CPUID2_CNTXID 0x00000400
|
||||
#define CPUID2_SSSE3 0x00000200
|
||||
#define CPUID2_CNXTID 0x00000400
|
||||
#define CPUID2_CX16 0x00002000
|
||||
#define CPUID2_XTPR 0x00004000
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user