NTB: MFV 87034511: Correct Number of Scratch Pad Registers
The NTB Xeon hardware has 16 scratch pad registers and 16 back-to-back scratch pad registers. Correct the #define to represent this and update the variable names to reflect their usage. Authored by: Jon Mason Obtained from: Linux Sponsored by: EMC / Isilon Storage Division
This commit is contained in:
parent
4052b8bc34
commit
7a97964b79
@ -37,7 +37,7 @@
|
||||
|
||||
#define XEON_MSIX_CNT 4
|
||||
#define XEON_MAX_SPADS 16
|
||||
#define XEON_MAX_COMPAT_SPADS 8
|
||||
#define XEON_MAX_COMPAT_SPADS 16
|
||||
/* Reserve the uppermost bit for link interrupt */
|
||||
#define XEON_MAX_DB_BITS 15
|
||||
#define XEON_DB_BITS_PER_VEC 5
|
||||
|
Loading…
x
Reference in New Issue
Block a user