mips: use the correct va for wbinv flushing.
arge doesn't trigger this, but ath(4) does. Tested: * AR9331 SoC (Carambola2); ath(4) hostap Submitted by: ian
This commit is contained in:
parent
a57418a761
commit
87af896340
@ -1128,7 +1128,7 @@ bus_dmamap_sync_buf(vm_offset_t buf, int len, bus_dmasync_op_t op, int aligned)
|
||||
break;
|
||||
|
||||
case BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE:
|
||||
mips_dcache_wbinv_range(buf_cl, len);
|
||||
mips_dcache_wbinv_range(buf, len);
|
||||
break;
|
||||
|
||||
case BUS_DMASYNC_PREREAD:
|
||||
|
Loading…
x
Reference in New Issue
Block a user