d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fixup cache flush definitions for XLP

Browse Source 
mco_icache_sync_range was earlier set to mipsNN_icache_sync_range_index_32
which is not necessary, revert this.
Also, the data cache is coherent so write back is not really needed. This
change is experimental.
This commit is contained in:
jchandra 2011-11-19 14:14:35 +00:00
parent 751092ac03
commit 9059cbf57d
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
sys/mips/mips/cache.c
View File

@ -101,13 +101,8 @@ mips_config_cache(struct mips_cpuinfo * cpuinfo)
break; break;
case 32: case 32:
mips_cache_ops.mco_icache_sync_all = mipsNN_icache_sync_all_32; mips_cache_ops.mco_icache_sync_all = mipsNN_icache_sync_all_32;
#ifdef CPU_NLM
mips_cache_ops.mco_icache_sync_range =
mipsNN_icache_sync_range_index_32;
#else
mips_cache_ops.mco_icache_sync_range = mips_cache_ops.mco_icache_sync_range =
mipsNN_icache_sync_range_32; mipsNN_icache_sync_range_32;
#endif
mips_cache_ops.mco_icache_sync_range_index = mips_cache_ops.mco_icache_sync_range_index =
mipsNN_icache_sync_range_index_32; mipsNN_icache_sync_range_index_32;
break; break;
@ -155,18 +150,23 @@ mips_config_cache(struct mips_cpuinfo * cpuinfo)
mips_cache_ops.mco_pdcache_wbinv_all = mips_cache_ops.mco_pdcache_wbinv_all =
mips_cache_ops.mco_intern_pdcache_wbinv_all = mips_cache_ops.mco_intern_pdcache_wbinv_all =
mipsNN_pdcache_wbinv_all_32; mipsNN_pdcache_wbinv_all_32;
#ifdef CPU_NLM #if defined(CPU_RMI) || defined(CPU_NLM)
mips_cache_ops.mco_pdcache_wbinv_range = mips_cache_ops.mco_pdcache_wbinv_range = cache_noop;
mipsNN_pdcache_wbinv_range_index_32;
#else #else
mips_cache_ops.mco_pdcache_wbinv_range = mips_cache_ops.mco_pdcache_wbinv_range =
mipsNN_pdcache_wbinv_range_32; mipsNN_pdcache_wbinv_range_32;
#endif #endif
#if defined(CPU_RMI) || defined(CPU_NLM)
mips_cache_ops.mco_pdcache_wbinv_range_index =
mips_cache_ops.mco_intern_pdcache_wbinv_range_index = cache_noop;
mips_cache_ops.mco_pdcache_inv_range = cache_noop;
#else
mips_cache_ops.mco_pdcache_wbinv_range_index = mips_cache_ops.mco_pdcache_wbinv_range_index =
mips_cache_ops.mco_intern_pdcache_wbinv_range_index = mips_cache_ops.mco_intern_pdcache_wbinv_range_index =
mipsNN_pdcache_wbinv_range_index_32; mipsNN_pdcache_wbinv_range_index_32;
mips_cache_ops.mco_pdcache_inv_range = mips_cache_ops.mco_pdcache_inv_range =
mipsNN_pdcache_inv_range_32; mipsNN_pdcache_inv_range_32;
#endif
#if defined(CPU_RMI) || defined(CPU_NLM) #if defined(CPU_RMI) || defined(CPU_NLM)
mips_cache_ops.mco_pdcache_wb_range = mips_cache_ops.mco_pdcache_wb_range =
mips_cache_ops.mco_intern_pdcache_wb_range = cache_noop; mips_cache_ops.mco_intern_pdcache_wb_range = cache_noop;