Enable L2 cache on supported PowerQUICC and QorIQ platforms
Some PowerQUICC and QorIQ platforms have a L2 cache managed via the memory-mapped configuration registers, and appear as a node in the device tree. This adds basic support to enable the cache.
This commit is contained in:
jhibbits
parent
6f29c630d9
commit
958d24c6d5
@ -146,6 +146,7 @@ powerpc/mpc85xx/i2c.c optional iicbus fdt
|
||||
powerpc/mpc85xx/isa.c optional mpc85xx isa
|
||||
powerpc/mpc85xx/lbc.c optional mpc85xx
|
||||
powerpc/mpc85xx/mpc85xx.c optional mpc85xx
|
||||
powerpc/mpc85xx/mpc85xx_cache.c optional mpc85xx
|
||||
powerpc/mpc85xx/mpc85xx_gpio.c optional mpc85xx gpio
|
||||
powerpc/mpc85xx/platform_mpc85xx.c optional mpc85xx
|
||||
powerpc/mpc85xx/pci_mpc85xx.c optional pci mpc85xx
|
||||
|
||||
129
sys/powerpc/mpc85xx/mpc85xx_cache.c
Normal file
129
sys/powerpc/mpc85xx/mpc85xx_cache.c
Normal file
@ -0,0 +1,129 @@
|
||||
/*-
|
||||
* Copyright (c) 2018 Justin Hibbits
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
||||
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||||
* SUCH DAMAGE.
|
||||
*
|
||||
* $FreeBSD$
|
||||
*/
|
||||
|
||||
#include <sys/cdefs.h>
|
||||
__FBSDID("$FreeBSD$");
|
||||
|
||||
#include <sys/param.h>
|
||||
#include <sys/systm.h>
|
||||
#include <sys/conf.h>
|
||||
#include <sys/bus.h>
|
||||
#include <sys/kernel.h>
|
||||
#include <sys/module.h>
|
||||
#include <sys/lock.h>
|
||||
#include <sys/mutex.h>
|
||||
#include <sys/resource.h>
|
||||
#include <sys/rman.h>
|
||||
|
||||
#include <machine/bus.h>
|
||||
#include <machine/resource.h>
|
||||
#include <machine/stdarg.h>
|
||||
|
||||
#include <dev/fdt/fdt_common.h>
|
||||
#include <dev/ofw/ofw_bus.h>
|
||||
#include <dev/ofw/ofw_bus_subr.h>
|
||||
|
||||
/*
|
||||
* From the P1022 manual, sequence for writing to L2CTL is:
|
||||
* - mbar
|
||||
* - isync
|
||||
* - write
|
||||
* - read
|
||||
* - mbar
|
||||
*/
|
||||
#define L2_CTL 0x0
|
||||
#define L2CTL_L2E 0x80000000
|
||||
#define L2CTL_L2I 0x40000000
|
||||
struct mpc85xx_cache_softc {
|
||||
struct resource *sc_mem;
|
||||
};
|
||||
|
||||
static int
|
||||
mpc85xx_cache_probe(device_t dev)
|
||||
{
|
||||
|
||||
if (!ofw_bus_is_compatible(dev, "cache"))
|
||||
return (ENXIO);
|
||||
|
||||
device_set_desc(dev, "MPC85xx L2 cache");
|
||||
return (0);
|
||||
}
|
||||
|
||||
static int
|
||||
mpc85xx_cache_attach(device_t dev)
|
||||
{
|
||||
struct mpc85xx_cache_softc *sc = device_get_softc(dev);
|
||||
int rid;
|
||||
int cache_line_size, cache_size;
|
||||
|
||||
/* Map registers. */
|
||||
rid = 0;
|
||||
sc->sc_mem = bus_alloc_resource_any(dev,
|
||||
SYS_RES_MEMORY, &rid, RF_ACTIVE);
|
||||
if (sc->sc_mem == NULL)
|
||||
return (ENOMEM);
|
||||
|
||||
/* Enable cache and flash invalidate. */
|
||||
__asm __volatile ("mbar; isync" ::: "memory");
|
||||
bus_write_4(sc->sc_mem, L2_CTL, L2CTL_L2E | L2CTL_L2I);
|
||||
bus_read_4(sc->sc_mem, L2_CTL);
|
||||
__asm __volatile ("mbar" ::: "memory");
|
||||
|
||||
cache_line_size = 0;
|
||||
cache_size = 0;
|
||||
OF_getencprop(ofw_bus_get_node(dev), "cache-size", &cache_size,
|
||||
sizeof(cache_size));
|
||||
OF_getencprop(ofw_bus_get_node(dev), "cache-line-size",
|
||||
&cache_line_size, sizeof(cache_line_size));
|
||||
|
||||
if (cache_line_size != 0 && cache_size != 0)
|
||||
device_printf(dev,
|
||||
"L2 cache size: %dKB, cache line size: %d bytes\n",
|
||||
cache_size / 1024, cache_line_size);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static device_method_t mpc85xx_cache_methods[] = {
|
||||
/* device methods */
|
||||
DEVMETHOD(device_probe, mpc85xx_cache_probe),
|
||||
DEVMETHOD(device_attach, mpc85xx_cache_attach),
|
||||
|
||||
DEVMETHOD_END
|
||||
};
|
||||
|
||||
static driver_t mpc85xx_cache_driver = {
|
||||
"cache",
|
||||
mpc85xx_cache_methods,
|
||||
sizeof(struct mpc85xx_cache_softc),
|
||||
};
|
||||
static devclass_t mpc85xx_cache_devclass;
|
||||
|
||||
EARLY_DRIVER_MODULE(mpc85xx_cache, simplebus, mpc85xx_cache_driver,
|
||||
mpc85xx_cache_devclass, NULL, NULL,
|
||||
BUS_PASS_RESOURCE + BUS_PASS_ORDER_MIDDLE);
|
||||
Loading…
x
Reference in New Issue
Block a user