powerpc64: Align frequently used/exclusive data on cacheline boundaries
This is effectively a merge from amd64 of r312888, r323235, and r333486. I've been running this on my POWER9 Talos for some time now with no ill effects. Suggested by: mjg
This commit is contained in:
parent
a6f0cd92bb
commit
9884d29721
@ -69,6 +69,20 @@ SECTIONS
|
||||
.sbss2 : { *(.sbss2) }
|
||||
/* Adjust the address for the data segment to the next page up. */
|
||||
. = ALIGN(4096);
|
||||
.data.read_frequently :
|
||||
{
|
||||
*(SORT_BY_ALIGNMENT(.data.read_frequently))
|
||||
}
|
||||
.data.read_mostly :
|
||||
{
|
||||
*(.data.read_mostly)
|
||||
}
|
||||
. = ALIGN(128);
|
||||
.data.exclusive_cache_line :
|
||||
{
|
||||
*(.data.exclusive_cache_line)
|
||||
}
|
||||
. = ALIGN(128);
|
||||
.data :
|
||||
{
|
||||
*(.data)
|
||||
|
Loading…
x
Reference in New Issue
Block a user