According to "Intel 64 and IA-32 Architectures Software Developer's Manual
Volume 3B: System Programming Guide, Part 2", CPUs with family 0x6 and model above or 0xE and CPUs with family 0xF and model above or 0x3 have invariant TSC.
This commit is contained in:
parent
e711c6f0d1
commit
9ee5eabc3f
@ -368,7 +368,11 @@ printcpuinfo(void)
|
||||
tsc_is_invariant = 1;
|
||||
break;
|
||||
case CPU_VENDOR_INTEL:
|
||||
if (amd_pminfo & AMDPM_TSC_INVARIANT)
|
||||
if ((amd_pminfo & AMDPM_TSC_INVARIANT) ||
|
||||
(AMD64_CPU_FAMILY(cpu_id) == 0x6 &&
|
||||
AMD64_CPU_MODEL(cpu_id) >= 0xe) ||
|
||||
(AMD64_CPU_FAMILY(cpu_id) == 0xf &&
|
||||
AMD64_CPU_MODEL(cpu_id) >= 0x3))
|
||||
tsc_is_invariant = 1;
|
||||
break;
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user