According to "Intel 64 and IA-32 Architectures Software Developer's Manual
Volume 3B: System Programming Guide, Part 2", CPUs with family 0x6 and model above or 0xE and CPUs with family 0xF and model above or 0x3 have invariant TSC.
This commit is contained in:
parent
9ee5eabc3f
commit
a2302ba6a7
@ -872,7 +872,11 @@ printcpuinfo(void)
|
||||
tsc_is_invariant = 1;
|
||||
break;
|
||||
case CPU_VENDOR_INTEL:
|
||||
if (amd_pminfo & AMDPM_TSC_INVARIANT)
|
||||
if ((amd_pminfo & AMDPM_TSC_INVARIANT) ||
|
||||
(I386_CPU_FAMILY(cpu_id) == 0x6 &&
|
||||
I386_CPU_MODEL(cpu_id) >= 0xe) ||
|
||||
(I386_CPU_FAMILY(cpu_id) == 0xf &&
|
||||
I386_CPU_MODEL(cpu_id) >= 0x3))
|
||||
tsc_is_invariant = 1;
|
||||
break;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user