powerpc: Add a couple missing isyncs
mtmsr and mtsr require context synchronizing instructions to follow. Without a CSI, there's a chance for a machine check exception. This reportedly does occur on a MPC750 (PowerMac G3). Reported by: Mark Millard
This commit is contained in:
parent
21f6670fd2
commit
a8ca8ce89b
@ -68,7 +68,7 @@
|
||||
lwzu sr,PM_SR(pmap); \
|
||||
RESTORE_SRS(pmap,sr) \
|
||||
/* Restore SR 12 */ \
|
||||
lwz sr,12*4(pmap); mtsr 12,sr
|
||||
lwz sr,12*4(pmap); mtsr 12,sr; isync
|
||||
|
||||
/*
|
||||
* Kernel SRs are loaded directly from kernel_pmap_
|
||||
@ -799,6 +799,7 @@ CNAME(trapexit):
|
||||
mfmsr %r3
|
||||
andi. %r3,%r3,~PSL_EE@l
|
||||
mtmsr %r3
|
||||
isync
|
||||
/* Test AST pending: */
|
||||
lwz %r5,FRAME_SRR1+8(%r1)
|
||||
mtcr %r5
|
||||
|
Loading…
Reference in New Issue
Block a user