Start to remove _libc_arm_fpu_present checks. We don't support the VFP on

ARMv4 or ARMv5, and only support it when it's present on ARMv6 and later.
As such always store the VFP register in setjmp and restore them in
longjmp when building for armv6.

Reviewed by:	mmel
Sponsored by:	DARPA, AFRL
Differential Revision:	https://reviews.freebsd.org/D11393
This commit is contained in:
andrew 2017-06-29 14:00:05 +00:00
parent aa07ca6575
commit b5b198b496
2 changed files with 10 additions and 50 deletions

View File

@ -61,25 +61,12 @@ __FBSDID("$FreeBSD$");
ENTRY(_setjmp) ENTRY(_setjmp)
ldr r1, .L_setjmp_magic ldr r1, .L_setjmp_magic
#if !defined(_STANDALONE) #if !defined(_STANDALONE) && __ARM_ARCH >= 6
ldr r2, .Lfpu_present
#ifdef PIC
GOT_INIT(r3, .L_setjmp_got, .L_setjmp_gotinit)
ldr r2, [r2, r3]
#else
ldr r2, [r2]
#endif
teq r2, #0 /* do we have a FPU? */
beq 1f /* no, don't save VFP registers */
orr r1, r1, #(_JB_MAGIC__SETJMP ^ _JB_MAGIC__SETJMP_VFP)
/* change magic to VFP magic */
add r2, r0, #(_JB_REG_D8 * 4) add r2, r0, #(_JB_REG_D8 * 4)
vstmia r2, {d8-d15} vstmia r2, {d8-d15}
vmrs r2, fpscr vmrs r2, fpscr
str r2, [r0, #(_JB_REG_FPSCR * 4)] str r2, [r0, #(_JB_REG_FPSCR * 4)]
1: #endif /* !_STANDALONE && __ARM_ARCH >= 6 */
#endif /* !_STANDALONE */
str r1, [r0] str r1, [r0]
@ -99,30 +86,20 @@ END(_setjmp)
.L_setjmp_magic: .L_setjmp_magic:
.word _JB_MAGIC__SETJMP .word _JB_MAGIC__SETJMP
#if !defined(_STANDALONE)
GOT_INITSYM(.L_setjmp_got, .L_setjmp_gotinit)
.Lfpu_present:
.word PIC_SYM(_libc_arm_fpu_present, GOTOFF)
#endif /* !_STANDALONE */
WEAK_ALIAS(___longjmp, _longjmp) WEAK_ALIAS(___longjmp, _longjmp)
ENTRY(_longjmp) ENTRY(_longjmp)
ldr r2, [r0] /* get magic from jmp_buf */ ldr r2, [r0] /* get magic from jmp_buf */
bic r3, r2, #(_JB_MAGIC__SETJMP ^ _JB_MAGIC__SETJMP_VFP)
/* ignore VFP-ness of magic */
ldr ip, .L_setjmp_magic /* load magic */ ldr ip, .L_setjmp_magic /* load magic */
teq ip, r3 /* magic correct? */ teq ip, r2 /* magic correct? */
bne botch /* no, botch */ bne botch /* no, botch */
#if !defined(_STANDALONE) #if !defined(_STANDALONE) && __ARM_ARCH >= 6
teq r3, r2 /* did magic change? */
beq 1f /* no, don't restore VFP */
add ip, r0, #(_JB_REG_D8 * 4) add ip, r0, #(_JB_REG_D8 * 4)
vldmia ip, {d8-d15} vldmia ip, {d8-d15}
ldr ip, [r0, #(_JB_REG_FPSCR * 4)] ldr ip, [r0, #(_JB_REG_FPSCR * 4)]
vmsr fpscr, ip vmsr fpscr, ip
1: #endif /* !_STANDALONE && __ARM_ARCH >= 6 */
#endif /* !_STANDALONE */
add r0, r0, #(_JB_REG_R4 * 4) add r0, r0, #(_JB_REG_R4 * 4)
/* Restore integer registers */ /* Restore integer registers */

View File

@ -64,23 +64,12 @@ ENTRY(setjmp)
ldr r1, .Lsetjmp_magic ldr r1, .Lsetjmp_magic
ldr r2, .Lfpu_present #if __ARM_ARCH >= 6
#ifdef PIC
GOT_INIT(r3, .Lsetjmp_got, .Lsetjmp_gotinit)
ldr r2, [r2, r3]
#else
ldr r2, [r2]
#endif
teq r2, #0 /* do we have a FPU? */
beq 1f /* no, don't save VFP registers */
orr r1, r1, #(_JB_MAGIC_SETJMP ^ _JB_MAGIC_SETJMP_VFP)
/* change magic to VFP magic */
add r2, r0, #(_JB_REG_D8 * 4) add r2, r0, #(_JB_REG_D8 * 4)
vstmia r2, {d8-d15} vstmia r2, {d8-d15}
vmrs r2, fpscr vmrs r2, fpscr
str r2, [r0, #(_JB_REG_FPSCR * 4)] str r2, [r0, #(_JB_REG_FPSCR * 4)]
1: #endif
str r1, [r0] /* store magic */ str r1, [r0] /* store magic */
@ -98,9 +87,6 @@ ENTRY(setjmp)
.Lsetjmp_magic: .Lsetjmp_magic:
.word _JB_MAGIC_SETJMP .word _JB_MAGIC_SETJMP
GOT_INITSYM(.Lsetjmp_got, .Lsetjmp_gotinit)
.Lfpu_present:
.word PIC_SYM(_libc_arm_fpu_present, GOTOFF)
END(setjmp) END(setjmp)
.weak _C_LABEL(longjmp) .weak _C_LABEL(longjmp)
@ -108,8 +94,7 @@ END(setjmp)
ENTRY(__longjmp) ENTRY(__longjmp)
ldr r2, [r0] ldr r2, [r0]
ldr ip, .Lsetjmp_magic ldr ip, .Lsetjmp_magic
bic r3, r2, #(_JB_MAGIC_SETJMP ^ _JB_MAGIC_SETJMP_VFP) teq r2, ip
teq r3, ip
bne .Lbotch bne .Lbotch
/* Restore the signal mask. */ /* Restore the signal mask. */
@ -120,14 +105,12 @@ ENTRY(__longjmp)
bl PIC_SYM(_C_LABEL(sigprocmask), PLT) bl PIC_SYM(_C_LABEL(sigprocmask), PLT)
ldmfd sp!, {r0-r2, r14} ldmfd sp!, {r0-r2, r14}
tst r2, #(_JB_MAGIC_SETJMP ^ _JB_MAGIC_SETJMP_VFP) #if __ARM_ARCH >= 6
/* is this a VFP magic? */
beq 1f /* no, don't restore VFP */
add ip, r0, #(_JB_REG_D8 * 4) add ip, r0, #(_JB_REG_D8 * 4)
vldmia ip, {d8-d15} vldmia ip, {d8-d15}
ldr ip, [r0, #(_JB_REG_FPSCR * 4)] ldr ip, [r0, #(_JB_REG_FPSCR * 4)]
vmsr fpscr, ip vmsr fpscr, ip
1: #endif
add r0, r0, #(_JB_REG_R4 * 4) add r0, r0, #(_JB_REG_R4 * 4)
/* Restore integer registers */ /* Restore integer registers */