Remove spurious 8bit chars, turning files into plain ASCII.
This commit is contained in:
parent
d61d88a310
commit
bb016fc00a
@ -200,7 +200,7 @@ cpu_initclocks(void)
|
||||
hz = 32768 / rel_value;
|
||||
tick = 1000000 / hz;
|
||||
}
|
||||
/* Disable all interrupts. */
|
||||
/* Disable all interrupts. */
|
||||
WR4(ST_IDR, 0xffffffff);
|
||||
/* The system timer shares the system irq (1) */
|
||||
irq = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, 1, 1, 1,
|
||||
|
@ -251,7 +251,7 @@ cpu_initclocks()
|
||||
stathz = STATHZ;
|
||||
profhz = stathz;
|
||||
#if 0
|
||||
mtx_init(&clock_lock, "SA1110 Clock locké", NULL, MTX_SPIN);
|
||||
mtx_init(&clock_lock, "SA1110 Clock locked", NULL, MTX_SPIN);
|
||||
#endif
|
||||
saost_sc->sc_statclock_step = TIMER_FREQUENCY / stathz;
|
||||
struct resource *irq1, *irq2;
|
||||
|
@ -282,7 +282,7 @@ struct port_hw_cfg { /* port 0: 0x12c port 1: 0x2bc */
|
||||
* 4 times 16 bits for all 4 lanes. In case external PHY is present
|
||||
* (not direct mode), those values will not take effect on the 4 XGXS
|
||||
* lanes. For some external PHYs (such as 8706 and 8726) the values
|
||||
* will be used to configure the external PHY – in those cases, not
|
||||
* will be used to configure the external PHY -- in those cases, not
|
||||
* all 4 values are needed.
|
||||
*/
|
||||
uint16_t xgxs_config_rx[4]; /* 0x198 */
|
||||
|
@ -154,7 +154,7 @@ Revision History:
|
||||
/kernel text=0x24f1db data=0x3007ec+0x2062c -
|
||||
|
||||
Hit [Enter] to boot immediagely, or any other key for command prompt.
|
||||
Booting [kernel] in 9 seconds¡
|
||||
Booting [kernel] in 9 seconds
|
||||
|
||||
<-- press SPACE key here
|
||||
Type '?' for a list of commands, 'help' for more detailed help.
|
||||
|
@ -184,7 +184,7 @@ Revision History:
|
||||
/kernel text=0x24f1db data=0x3007ec+0x2062c -
|
||||
|
||||
Hit [Enter] to boot immediagely, or any other key for command prompt.
|
||||
Booting [kernel] in 9 seconds¡
|
||||
Booting [kernel] in 9 seconds
|
||||
|
||||
<-- press SPACE key here
|
||||
Type '?' for a list of commands, 'help' for more detailed help.
|
||||
|
@ -139,7 +139,7 @@ typedef enum xge_hal_channel_reopen_e {
|
||||
* Channel callback gets called by HAL if, and only if, there is at least
|
||||
* one new completion on a given ring or fifo channel. Upon processing the
|
||||
* first @dtrh ULD is _supposed_ to continue consuming completions
|
||||
* usingáone of the following HAL APIs:
|
||||
* using one of the following HAL APIs:
|
||||
* - xge_hal_fifo_dtr_next_completed()
|
||||
* or
|
||||
* - xge_hal_ring_dtr_next_completed().
|
||||
|
@ -794,7 +794,7 @@ xge_hal_fifo_dtr_free(xge_hal_channel_h channelh, xge_hal_dtr_h dtr)
|
||||
* in fifo descriptor.
|
||||
* @channelh: Channel handle.
|
||||
* @dtrh: Descriptor handle.
|
||||
* @frag_idx: Index of the data buffer in the caller's scatter-gather listá
|
||||
* @frag_idx: Index of the data buffer in the caller's scatter-gather list
|
||||
* (of buffers).
|
||||
* @vaddr: Virtual address of the data buffer.
|
||||
* @dma_pointer: DMA address of the data buffer referenced by @frag_idx.
|
||||
@ -1015,7 +1015,7 @@ xge_hal_fifo_dtr_buffer_finalize(xge_hal_channel_h channelh, xge_hal_dtr_h dtrh,
|
||||
* descriptor.
|
||||
* @channelh: Channel handle.
|
||||
* @dtrh: Descriptor handle.
|
||||
* @frag_idx: Index of the data buffer in the caller's scatter-gather listá
|
||||
* @frag_idx: Index of the data buffer in the caller's scatter-gather list
|
||||
* (of buffers).
|
||||
* @dma_pointer: DMA address of the data buffer referenced by @frag_idx.
|
||||
* @size: Size of the data buffer (in bytes).
|
||||
|
@ -822,9 +822,9 @@ static u_int32_t CntrlInst[] = {
|
||||
1999/06/21
|
||||
Buf441 slot is Enabled.
|
||||
--------------------------------------------
|
||||
04/09 creat
|
||||
04/09 @creat
|
||||
04/12 stop nise fix
|
||||
06/21 WorkingOff timming
|
||||
06/21 @WorkingOff timming
|
||||
*/
|
||||
|
||||
static u_int32_t CntrlInst1E[] = {
|
||||
|
Loading…
Reference in New Issue
Block a user