MFi386: revisions from 1.1102 to 1.1105.
This commit is contained in:
parent
1ac37683a8
commit
bd25c916d5
@ -23,30 +23,27 @@ profile 2
|
||||
#####################################################################
|
||||
# SMP OPTIONS:
|
||||
#
|
||||
# The apic device enables the use of the IO APIC for Symmetric I/O.
|
||||
# The apic device enables the use of the I/O APIC for interrupt delivery.
|
||||
# The apic device can be used in both UP and SMP kernels, but is required
|
||||
# for SMP kernels. Thus, the apic device is not strictly an SMP option,
|
||||
# but it is a prerequisite for SMP.
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# An SMP kernel will ONLY run on an Intel MP spec. qualified motherboard.
|
||||
# Be sure to disable 'cpu I386_CPU' for SMP kernels.
|
||||
#
|
||||
# Be sure to disable 'cpu I386_CPU' && 'cpu I486_CPU' for SMP kernels.
|
||||
#
|
||||
# Check the 'Rogue SMP hardware' section to see if additional options
|
||||
# are required by your hardware.
|
||||
# By default, mixed mode is used to route IRQ0 from the AT timer via
|
||||
# the 8259A master PIC through the ExtINT pin on the first I/O APIC.
|
||||
# This can be disabled via the NO_MIXED_MODE option. In that case,
|
||||
# IRQ0 will be routed via an intpin on the first I/O APIC. Not all
|
||||
# motherboards hook IRQ0 up to the first I/O APIC even though their
|
||||
# MP table or MADT may claim to do so. That is why mixed mode is
|
||||
# enabled by default.
|
||||
#
|
||||
|
||||
# Mandatory:
|
||||
device apic # I/O apic
|
||||
|
||||
#
|
||||
# Rogue SMP hardware:
|
||||
#
|
||||
|
||||
# Bridged PCI cards:
|
||||
#
|
||||
# The MP tables of most of the current generation MP motherboards
|
||||
# do NOT properly support bridged PCI cards. To use one of these
|
||||
# cards you should refer to ???
|
||||
options NO_MIXED_MODE # Disable use of mixed mode
|
||||
|
||||
|
||||
#####################################################################
|
||||
|
Loading…
x
Reference in New Issue
Block a user