Correct the DCR_IPE macro to refer to the right bit. Also improve the
associated comment as besides US-IV+ these bits are only available with US-III++, i.e. the 1.2GHz version of the US-III+.
This commit is contained in:
parent
18a6f97c16
commit
c48055dea1
@ -43,8 +43,8 @@
|
||||
#define DCR_OBSDATA_CT_MASK \
|
||||
(((1UL << DCR_OBSDATA_CT_BITS) - 1) << DCR_OBSDATA_SHIFT)
|
||||
|
||||
/* The following bits are valid for the UltraSPARC-III+/IV+ only. */
|
||||
#define DCR_IPE (1UL << 5)
|
||||
/* The following bits are valid for the UltraSPARC-III++/IV+ only. */
|
||||
#define DCR_IPE (1UL << 2)
|
||||
|
||||
#define DCR_OBSDATA_CTP_BITS 6
|
||||
#define DCR_OBSDATA_CTP_MASK \
|
||||
|
Loading…
x
Reference in New Issue
Block a user