d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Cleanup ticker initialization code. For some MIPS cpu Counter

Browse Source 
register increments only every second cycle. The only timing
    references for us is Count value. Therefore it's better to convert
    frequencies related to it and use them. Besides cleanup this commit
    fixes twice more then requested sleep interval problem.
This commit is contained in:
Oleksandr Tymoshenko 2009-05-19 02:43:21 +00:00
parent e0e8ed6ab1
commit dea8410235
1 changed files with 8 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
sys/mips/mips/tick.c
View File

@ -138,25 +138,19 @@ mips_timer_init_params(uint64_t platform_counter_freq, int double_count)
* function should be called before cninit.
*/
counter_freq = platform_counter_freq;
/*
* XXX: Some MIPS32 cores update the Count register only every two
* pipeline cycles.
*/
if (double_count != 0)
counter_freq /= 2;
cycles_per_tick = counter_freq / 1000;
if (double_count)
cycles_per_tick *= 2;
cycles_per_hz = counter_freq / hz;
cycles_per_usec = counter_freq / (1 * 1000 * 1000);
cycles_per_sec = counter_freq ;
counter_timecounter.tc_frequency = counter_freq;
/*
* XXX: Some MIPS32 cores update the Count register only every two
* pipeline cycles.
* XXX2: We can read this from the hardware register on some
* systems. Need to investigate.
*/
if (double_count != 0) {
cycles_per_hz /= 2;
cycles_per_usec /= 2;
cycles_per_sec /= 2;
}
printf("hz=%d cyl_per_hz:%jd cyl_per_usec:%jd freq:%jd cyl_per_hz:%jd cyl_per_sec:%jd\n",
hz,
cycles_per_tick,
@ -346,6 +340,7 @@ clock_attach(device_t dev)
device_printf(dev, "bus_setup_intr returned %d\n", error);
return (error);
}
mips_wr_compare(mips_rd_count() + counter_freq / hz);
return (0);
}