ig4(4): Add PCI IDs for Intel Comit Lake I2C controllers.
MFC after: 2 weeks
This commit is contained in:
parent
4a58b4ab28
commit
f19aed3517
@ -107,6 +107,20 @@ static int ig4iic_pci_detach(device_t dev);
|
||||
#define PCI_CHIP_CANNONLAKE_H_I2C_1 0xa3698086
|
||||
#define PCI_CHIP_CANNONLAKE_H_I2C_2 0xa36a8086
|
||||
#define PCI_CHIP_CANNONLAKE_H_I2C_3 0xa36b8086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_0 0x02e88086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_1 0x02e98086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_2 0x02ea8086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_3 0x02eb8086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_4 0x02c58086
|
||||
#define PCI_CHIP_COMETLAKE_LP_I2C_5 0x02c68086
|
||||
#define PCI_CHIP_COMETLAKE_H_I2C_0 0x06e88086
|
||||
#define PCI_CHIP_COMETLAKE_H_I2C_1 0x06e98086
|
||||
#define PCI_CHIP_COMETLAKE_H_I2C_2 0x06ea8086
|
||||
#define PCI_CHIP_COMETLAKE_H_I2C_3 0x06eb8086
|
||||
#define PCI_CHIP_COMETLAKE_V_I2C_0 0xa3e08086
|
||||
#define PCI_CHIP_COMETLAKE_V_I2C_1 0xa3e18086
|
||||
#define PCI_CHIP_COMETLAKE_V_I2C_2 0xa3e28086
|
||||
#define PCI_CHIP_COMETLAKE_V_I2C_3 0xa3e38086
|
||||
|
||||
struct ig4iic_pci_device {
|
||||
uint32_t devid;
|
||||
@ -156,6 +170,20 @@ static struct ig4iic_pci_device ig4iic_pci_devices[] = {
|
||||
{ PCI_CHIP_CANNONLAKE_H_I2C_1, "Intel Cannon Lake-H I2C Controller-1", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_CANNONLAKE_H_I2C_2, "Intel Cannon Lake-H I2C Controller-2", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_CANNONLAKE_H_I2C_3, "Intel Cannon Lake-H I2C Controller-3", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_0, "Intel Comet Lake-LP I2C Controller-0", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_1, "Intel Comet Lake-LP I2C Controller-1", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_2, "Intel Comet Lake-LP I2C Controller-2", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_3, "Intel Comet Lake-LP I2C Controller-3", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_4, "Intel Comet Lake-LP I2C Controller-4", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_LP_I2C_5, "Intel Comet Lake-LP I2C Controller-5", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_H_I2C_0, "Intel Comet Lake-H I2C Controller-0", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_H_I2C_1, "Intel Comet Lake-H I2C Controller-1", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_H_I2C_2, "Intel Comet Lake-H I2C Controller-2", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_H_I2C_3, "Intel Comet Lake-H I2C Controller-3", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_V_I2C_0, "Intel Comet Lake-V I2C Controller-0", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_V_I2C_1, "Intel Comet Lake-V I2C Controller-1", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_V_I2C_2, "Intel Comet Lake-V I2C Controller-2", IG4_CANNONLAKE},
|
||||
{ PCI_CHIP_COMETLAKE_V_I2C_3, "Intel Comet Lake-V I2C Controller-3", IG4_CANNONLAKE},
|
||||
};
|
||||
|
||||
static int
|
||||
|
Loading…
Reference in New Issue
Block a user