When switching IBRS on, also enable STIBP (Single Thread Indirect
Branch Predictors) mitigation. DOcument 336996-001 promises that CPUs which implement IBRS but not STIBP silently ignore setting of the bit instead of trapping. Sponsored by: The FreeBSD Foundation MFC after: 1 week
This commit is contained in:
parent
b31b965e7c
commit
f7f14d9dea
@ -875,8 +875,8 @@ ENTRY(handle_ibrs_entry)
|
||||
cmpb $0,hw_ibrs_active(%rip)
|
||||
je 1f
|
||||
movl $MSR_IA32_SPEC_CTRL,%ecx
|
||||
movl $IA32_SPEC_CTRL_IBRS,%eax
|
||||
movl $IA32_SPEC_CTRL_IBRS>>32,%edx
|
||||
movl $(IA32_SPEC_CTRL_IBRS|IA32_SPEC_CTRL_STIBP),%eax
|
||||
movl $(IA32_SPEC_CTRL_IBRS|IA32_SPEC_CTRL_STIBP)>>32,%edx
|
||||
wrmsr
|
||||
movb $1,PCPU(IBPB_SET)
|
||||
testl $CPUID_STDEXT_SMEP,cpu_stdext_feature(%rip)
|
||||
|
Loading…
x
Reference in New Issue
Block a user