95a2adef58
o Add support for Tamarack TC5299J + MII found on SMC 8041TX V.2 and corega PCCCCTXD o Add support for ISA/PCI RTL80[12]9 chips o Improve support for the ax88790 based o minor code movement Submitted by: (#2) David Madole
43 lines
1.8 KiB
C
43 lines
1.8 KiB
C
/*-
|
|
* Copyright (c) 2005, M. Warner Losh.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice unmodified, this list of conditions, and the following
|
|
* disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/* Dlink chipset used on some Netgear and Dlink PCMCIA cards */
|
|
#define ED_DL100XX_MIIBUS 0x0c /* MII bus register on ASIC */
|
|
#define ED_DL100XX_DIAG 0x0d
|
|
#define ED_DL100XX_COLLISON_DIS 4 /* Disable collision detection */
|
|
|
|
#define ED_DL100XX_MII_RESET1 0x04
|
|
#define ED_DL100XX_MII_RESET2 0x08
|
|
|
|
#define ED_DL100XX_MII_DATAIN 0x10
|
|
#define ED_DL100XX_MII_DIROUT_22 0x20
|
|
#define ED_DL100XX_MII_DIROUT_19 0x10
|
|
#define ED_DL100XX_MII_DATAOUT 0x40
|
|
#define ED_DL100XX_MII_CLK 0x80
|