627 lines
16 KiB
C
627 lines
16 KiB
C
/*-
|
|
* Copyright (c) 2000 Matthew C. Forman
|
|
*
|
|
* Based (heavily) on alpm.c which is:
|
|
*
|
|
* Copyright (c) 1998, 1999 Nicolas Souchu
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Power management function/SMBus function support for the AMD 756 chip.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/module.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/uio.h>
|
|
|
|
#include <machine/bus_pio.h>
|
|
#include <machine/bus_memio.h>
|
|
#include <machine/bus.h>
|
|
#include <machine/clock.h>
|
|
#include <machine/resource.h>
|
|
#include <sys/rman.h>
|
|
|
|
#include <dev/pci/pcivar.h>
|
|
#include <dev/pci/pcireg.h>
|
|
|
|
#include <dev/iicbus/iiconf.h>
|
|
#include <dev/smbus/smbconf.h>
|
|
#include "smbus_if.h"
|
|
|
|
#define AMDPM_DEBUG(x) if (amdpm_debug) (x)
|
|
|
|
#ifdef DEBUG
|
|
static int amdpm_debug = 1;
|
|
#else
|
|
static int amdpm_debug = 0;
|
|
#endif
|
|
|
|
#define AMDPM_VENDORID_AMD 0x1022
|
|
#define AMDPM_DEVICEID_AMD756PM 0x740b
|
|
#define AMDPM_DEVICEID_AMD766PM 0x7413
|
|
#define AMDPM_DEVICEID_AMD768PM 0x7443
|
|
#define AMDPM_DEVICEID_AMD8111PM 0x746A
|
|
|
|
/* nVidia nForce chipset */
|
|
#define AMDPM_VENDORID_NVIDIA 0x10de
|
|
#define AMDPM_DEVICEID_NF_SMB 0x01b4
|
|
|
|
/* PCI Configuration space registers */
|
|
#define AMDPCI_PMBASE 0x58
|
|
#define NFPCI_PMBASE 0x14
|
|
|
|
#define AMDPCI_GEN_CONFIG_PM 0x41
|
|
#define AMDPCI_PMIOEN (1<<7)
|
|
|
|
#define AMDPCI_SCIINT_CONFIG_PM 0x42
|
|
#define AMDPCI_SCISEL_IRQ11 11
|
|
|
|
#define AMDPCI_REVID 0x08
|
|
|
|
/*
|
|
* I/O registers.
|
|
* Base address programmed via AMDPCI_PMBASE.
|
|
*/
|
|
|
|
#define AMDSMB_GLOBAL_STATUS (0x00)
|
|
#define AMDSMB_GS_TO_STS (1<<5)
|
|
#define AMDSMB_GS_HCYC_STS (1<<4)
|
|
#define AMDSMB_GS_HST_STS (1<<3)
|
|
#define AMDSMB_GS_PRERR_STS (1<<2)
|
|
#define AMDSMB_GS_COL_STS (1<<1)
|
|
#define AMDSMB_GS_ABRT_STS (1<<0)
|
|
#define AMDSMB_GS_CLEAR_STS (AMDSMB_GS_TO_STS|AMDSMB_GS_HCYC_STS|AMDSMB_GS_PRERR_STS|AMDSMB_GS_COL_STS|AMDSMB_GS_ABRT_STS)
|
|
|
|
#define AMDSMB_GLOBAL_ENABLE (0x02)
|
|
#define AMDSMB_GE_ABORT (1<<5)
|
|
#define AMDSMB_GE_HCYC_EN (1<<4)
|
|
#define AMDSMB_GE_HOST_STC (1<<3)
|
|
#define AMDSMB_GE_CYC_QUICK 0
|
|
#define AMDSMB_GE_CYC_BYTE 1
|
|
#define AMDSMB_GE_CYC_BDATA 2
|
|
#define AMDSMB_GE_CYC_WDATA 3
|
|
#define AMDSMB_GE_CYC_PROCCALL 4
|
|
#define AMDSMB_GE_CYC_BLOCK 5
|
|
|
|
#define AMDSMB_HSTADDR (0x04)
|
|
#define AMDSMB_HSTDATA (0x06)
|
|
#define AMDSMB_HSTCMD (0x08)
|
|
#define AMDSMB_HSTDFIFO (0x09)
|
|
#define AMDSMB_HSLVDATA (0x0A)
|
|
#define AMDSMB_HSLVDA (0x0C)
|
|
#define AMDSMB_HSLVDDR (0x0E)
|
|
#define AMDSMB_SNPADDR (0x0F)
|
|
|
|
struct amdpm_softc {
|
|
int base;
|
|
int rid;
|
|
struct resource *res;
|
|
bus_space_tag_t smbst;
|
|
bus_space_handle_t smbsh;
|
|
|
|
device_t smbus;
|
|
};
|
|
|
|
#define AMDPM_SMBINB(amdpm,register) \
|
|
(bus_space_read_1(amdpm->smbst, amdpm->smbsh, register))
|
|
#define AMDPM_SMBOUTB(amdpm,register,value) \
|
|
(bus_space_write_1(amdpm->smbst, amdpm->smbsh, register, value))
|
|
#define AMDPM_SMBINW(amdpm,register) \
|
|
(bus_space_read_2(amdpm->smbst, amdpm->smbsh, register))
|
|
#define AMDPM_SMBOUTW(amdpm,register,value) \
|
|
(bus_space_write_2(amdpm->smbst, amdpm->smbsh, register, value))
|
|
|
|
static int
|
|
amdpm_probe(device_t dev)
|
|
{
|
|
u_long base;
|
|
u_int16_t vid;
|
|
u_int16_t did;
|
|
|
|
vid = pci_get_vendor(dev);
|
|
did = pci_get_device(dev);
|
|
if ((vid == AMDPM_VENDORID_AMD) &&
|
|
((did == AMDPM_DEVICEID_AMD756PM) ||
|
|
(did == AMDPM_DEVICEID_AMD766PM) ||
|
|
(did == AMDPM_DEVICEID_AMD768PM) ||
|
|
(did == AMDPM_DEVICEID_AMD8111PM))) {
|
|
device_set_desc(dev, "AMD 756/766/768/8111 Power Management Controller");
|
|
|
|
/*
|
|
* We have to do this, since the BIOS won't give us the
|
|
* resource info (not mine, anyway).
|
|
*/
|
|
base = pci_read_config(dev, AMDPCI_PMBASE, 4);
|
|
base &= 0xff00;
|
|
bus_set_resource(dev, SYS_RES_IOPORT, AMDPCI_PMBASE,
|
|
base+0xe0, 32);
|
|
return (BUS_PROBE_DEFAULT);
|
|
}
|
|
|
|
if ((vid == AMDPM_VENDORID_NVIDIA) &&
|
|
(did == AMDPM_DEVICEID_NF_SMB)) {
|
|
device_set_desc(dev, "nForce SMBus Controller");
|
|
|
|
/*
|
|
* We have to do this, since the BIOS won't give us the
|
|
* resource info (not mine, anyway).
|
|
*/
|
|
base = pci_read_config(dev, NFPCI_PMBASE, 4);
|
|
base &= 0xff00;
|
|
bus_set_resource(dev, SYS_RES_IOPORT, NFPCI_PMBASE,
|
|
base, 32);
|
|
|
|
return (BUS_PROBE_DEFAULT);
|
|
}
|
|
|
|
return ENXIO;
|
|
}
|
|
|
|
static int
|
|
amdpm_attach(device_t dev)
|
|
{
|
|
struct amdpm_softc *amdpm_sc = device_get_softc(dev);
|
|
u_char val_b;
|
|
|
|
/* Enable I/O block access */
|
|
val_b = pci_read_config(dev, AMDPCI_GEN_CONFIG_PM, 1);
|
|
pci_write_config(dev, AMDPCI_GEN_CONFIG_PM, val_b | AMDPCI_PMIOEN, 1);
|
|
|
|
/* Allocate I/O space */
|
|
if (pci_get_vendor(dev) == AMDPM_VENDORID_AMD)
|
|
amdpm_sc->rid = AMDPCI_PMBASE;
|
|
else
|
|
amdpm_sc->rid = NFPCI_PMBASE;
|
|
amdpm_sc->res = bus_alloc_resource_any(dev, SYS_RES_IOPORT,
|
|
&amdpm_sc->rid, RF_ACTIVE);
|
|
|
|
if (amdpm_sc->res == NULL) {
|
|
device_printf(dev, "could not map i/o space\n");
|
|
return (ENXIO);
|
|
}
|
|
|
|
amdpm_sc->smbst = rman_get_bustag(amdpm_sc->res);
|
|
amdpm_sc->smbsh = rman_get_bushandle(amdpm_sc->res);
|
|
|
|
/* Allocate a new smbus device */
|
|
amdpm_sc->smbus = device_add_child(dev, "smbus", -1);
|
|
if (!amdpm_sc->smbus)
|
|
return (EINVAL);
|
|
|
|
bus_generic_attach(dev);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
amdpm_detach(device_t dev)
|
|
{
|
|
struct amdpm_softc *amdpm_sc = device_get_softc(dev);
|
|
|
|
if (amdpm_sc->smbus) {
|
|
device_delete_child(dev, amdpm_sc->smbus);
|
|
amdpm_sc->smbus = NULL;
|
|
}
|
|
|
|
if (amdpm_sc->res)
|
|
bus_release_resource(dev, SYS_RES_IOPORT, amdpm_sc->rid,
|
|
amdpm_sc->res);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
amdpm_callback(device_t dev, int index, caddr_t *data)
|
|
{
|
|
int error = 0;
|
|
|
|
switch (index) {
|
|
case SMB_REQUEST_BUS:
|
|
case SMB_RELEASE_BUS:
|
|
break;
|
|
default:
|
|
error = EINVAL;
|
|
}
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_clear(struct amdpm_softc *sc)
|
|
{
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_STATUS, AMDSMB_GS_CLEAR_STS);
|
|
DELAY(10);
|
|
|
|
return (0);
|
|
}
|
|
|
|
#if 0
|
|
static int
|
|
amdpm_abort(struct amdpm_softc *sc)
|
|
{
|
|
u_short l;
|
|
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, l | AMDSMB_GE_ABORT);
|
|
|
|
return (0);
|
|
}
|
|
#endif
|
|
|
|
static int
|
|
amdpm_idle(struct amdpm_softc *sc)
|
|
{
|
|
u_short sts;
|
|
|
|
sts = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_STATUS);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: busy? STS=0x%x\n", sts));
|
|
|
|
return (~(sts & AMDSMB_GS_HST_STS));
|
|
}
|
|
|
|
/*
|
|
* Poll the SMBus controller
|
|
*/
|
|
static int
|
|
amdpm_wait(struct amdpm_softc *sc)
|
|
{
|
|
int count = 10000;
|
|
u_short sts = 0;
|
|
int error;
|
|
|
|
/* Wait for command to complete (SMBus controller is idle) */
|
|
while(count--) {
|
|
DELAY(10);
|
|
sts = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_STATUS);
|
|
if (!(sts & AMDSMB_GS_HST_STS))
|
|
break;
|
|
}
|
|
|
|
AMDPM_DEBUG(printf("amdpm: STS=0x%x (count=%d)\n", sts, count));
|
|
|
|
error = SMB_ENOERR;
|
|
|
|
if (!count)
|
|
error |= SMB_ETIMEOUT;
|
|
|
|
if (sts & AMDSMB_GS_ABRT_STS)
|
|
error |= SMB_EABORT;
|
|
|
|
if (sts & AMDSMB_GS_COL_STS)
|
|
error |= SMB_ENOACK;
|
|
|
|
if (sts & AMDSMB_GS_PRERR_STS)
|
|
error |= SMB_EBUSERR;
|
|
|
|
if (error != SMB_ENOERR)
|
|
amdpm_clear(sc);
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_quick(device_t dev, u_char slave, int how)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (EBUSY);
|
|
|
|
switch (how) {
|
|
case SMB_QWRITE:
|
|
AMDPM_DEBUG(printf("amdpm: QWRITE to 0x%x", slave));
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave & ~LSB);
|
|
break;
|
|
case SMB_QREAD:
|
|
AMDPM_DEBUG(printf("amdpm: QREAD to 0x%x", slave));
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave | LSB);
|
|
break;
|
|
default:
|
|
panic("%s: unknown QUICK command (%x)!", __func__, how);
|
|
}
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_QUICK | AMDSMB_GE_HOST_STC);
|
|
|
|
error = amdpm_wait(sc);
|
|
|
|
AMDPM_DEBUG(printf(", error=0x%x\n", error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_sendb(device_t dev, u_char slave, char byte)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave & ~LSB);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTDATA, byte);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BYTE | AMDSMB_GE_HOST_STC);
|
|
|
|
error = amdpm_wait(sc);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: SENDB to 0x%x, byte=0x%x, error=0x%x\n", slave, byte, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_recvb(device_t dev, u_char slave, char *byte)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave | LSB);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BYTE | AMDSMB_GE_HOST_STC);
|
|
|
|
if ((error = amdpm_wait(sc)) == SMB_ENOERR)
|
|
*byte = AMDPM_SMBINW(sc, AMDSMB_HSTDATA);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: RECVB from 0x%x, byte=0x%x, error=0x%x\n", slave, *byte, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_writeb(device_t dev, u_char slave, char cmd, char byte)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave & ~LSB);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTDATA, byte);
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BDATA | AMDSMB_GE_HOST_STC);
|
|
|
|
error = amdpm_wait(sc);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: WRITEB to 0x%x, cmd=0x%x, byte=0x%x, error=0x%x\n", slave, cmd, byte, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_readb(device_t dev, u_char slave, char cmd, char *byte)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave | LSB);
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BDATA | AMDSMB_GE_HOST_STC);
|
|
|
|
if ((error = amdpm_wait(sc)) == SMB_ENOERR)
|
|
*byte = AMDPM_SMBINW(sc, AMDSMB_HSTDATA);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: READB from 0x%x, cmd=0x%x, byte=0x%x, error=0x%x\n", slave, cmd, *byte, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_writew(device_t dev, u_char slave, char cmd, short word)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave & ~LSB);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTDATA, word);
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_WDATA | AMDSMB_GE_HOST_STC);
|
|
|
|
error = amdpm_wait(sc);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: WRITEW to 0x%x, cmd=0x%x, word=0x%x, error=0x%x\n", slave, cmd, word, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_readw(device_t dev, u_char slave, char cmd, short *word)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
int error;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave | LSB);
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_WDATA | AMDSMB_GE_HOST_STC);
|
|
|
|
if ((error = amdpm_wait(sc)) == SMB_ENOERR)
|
|
*word = AMDPM_SMBINW(sc, AMDSMB_HSTDATA);
|
|
|
|
AMDPM_DEBUG(printf("amdpm: READW from 0x%x, cmd=0x%x, word=0x%x, error=0x%x\n", slave, cmd, *word, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_bwrite(device_t dev, u_char slave, char cmd, u_char count, char *buf)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
u_char remain, len, i;
|
|
int error = SMB_ENOERR;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if(!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
remain = count;
|
|
while (remain) {
|
|
len = min(remain, 32);
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave & ~LSB);
|
|
|
|
/*
|
|
* Do we have to reset the internal 32-byte buffer?
|
|
* Can't see how to do this from the data sheet.
|
|
*/
|
|
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTDATA, len);
|
|
|
|
/* Fill the 32-byte internal buffer */
|
|
for (i=0; i<len; i++) {
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTDFIFO, buf[count-remain+i]);
|
|
DELAY(2);
|
|
}
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BLOCK | AMDSMB_GE_HOST_STC);
|
|
|
|
if ((error = amdpm_wait(sc)) != SMB_ENOERR)
|
|
goto error;
|
|
|
|
remain -= len;
|
|
}
|
|
|
|
error:
|
|
AMDPM_DEBUG(printf("amdpm: WRITEBLK to 0x%x, count=0x%x, cmd=0x%x, error=0x%x", slave, count, cmd, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
amdpm_bread(device_t dev, u_char slave, char cmd, u_char count, char *buf)
|
|
{
|
|
struct amdpm_softc *sc = (struct amdpm_softc *)device_get_softc(dev);
|
|
u_char remain, len, i;
|
|
int error = SMB_ENOERR;
|
|
u_short l;
|
|
|
|
amdpm_clear(sc);
|
|
if (!amdpm_idle(sc))
|
|
return (SMB_EBUSY);
|
|
|
|
remain = count;
|
|
while (remain) {
|
|
AMDPM_SMBOUTW(sc, AMDSMB_HSTADDR, slave | LSB);
|
|
|
|
AMDPM_SMBOUTB(sc, AMDSMB_HSTCMD, cmd);
|
|
|
|
l = AMDPM_SMBINW(sc, AMDSMB_GLOBAL_ENABLE);
|
|
AMDPM_SMBOUTW(sc, AMDSMB_GLOBAL_ENABLE, (l & 0xfff8) | AMDSMB_GE_CYC_BLOCK | AMDSMB_GE_HOST_STC);
|
|
|
|
if ((error = amdpm_wait(sc)) != SMB_ENOERR)
|
|
goto error;
|
|
|
|
len = AMDPM_SMBINW(sc, AMDSMB_HSTDATA);
|
|
|
|
/* Read the 32-byte internal buffer */
|
|
for (i=0; i<len; i++) {
|
|
buf[count-remain+i] = AMDPM_SMBINB(sc, AMDSMB_HSTDFIFO);
|
|
DELAY(2);
|
|
}
|
|
|
|
remain -= len;
|
|
}
|
|
error:
|
|
AMDPM_DEBUG(printf("amdpm: READBLK to 0x%x, count=0x%x, cmd=0x%x, error=0x%x", slave, count, cmd, error));
|
|
|
|
return (error);
|
|
}
|
|
|
|
static devclass_t amdpm_devclass;
|
|
|
|
static device_method_t amdpm_methods[] = {
|
|
/* Device interface */
|
|
DEVMETHOD(device_probe, amdpm_probe),
|
|
DEVMETHOD(device_attach, amdpm_attach),
|
|
DEVMETHOD(device_detach, amdpm_detach),
|
|
|
|
/* SMBus interface */
|
|
DEVMETHOD(smbus_callback, amdpm_callback),
|
|
DEVMETHOD(smbus_quick, amdpm_quick),
|
|
DEVMETHOD(smbus_sendb, amdpm_sendb),
|
|
DEVMETHOD(smbus_recvb, amdpm_recvb),
|
|
DEVMETHOD(smbus_writeb, amdpm_writeb),
|
|
DEVMETHOD(smbus_readb, amdpm_readb),
|
|
DEVMETHOD(smbus_writew, amdpm_writew),
|
|
DEVMETHOD(smbus_readw, amdpm_readw),
|
|
DEVMETHOD(smbus_bwrite, amdpm_bwrite),
|
|
DEVMETHOD(smbus_bread, amdpm_bread),
|
|
|
|
{ 0, 0 }
|
|
};
|
|
|
|
static driver_t amdpm_driver = {
|
|
"amdpm",
|
|
amdpm_methods,
|
|
sizeof(struct amdpm_softc),
|
|
};
|
|
|
|
DRIVER_MODULE(amdpm, pci, amdpm_driver, amdpm_devclass, 0, 0);
|
|
|
|
MODULE_DEPEND(amdpm, pci, 1, 1, 1);
|
|
MODULE_DEPEND(amdpm, smbus, SMBUS_MINVER, SMBUS_PREFVER, SMBUS_MAXVER);
|
|
MODULE_VERSION(amdpm, 1);
|
|
|