946d57ca9a
support of new deltas for both em and igb drivers. Note that I am not able to track all the bugs fixed in this code, I am a consumer of it as a component of my core drivers. It is important to keep the FreeBSD drivers up to date with it however. One important note is there is a key fix for 82574 in this update. Also, there are lots of white space changes, I am not happy about them but have no control over it :)
273 lines
11 KiB
C
273 lines
11 KiB
C
/******************************************************************************
|
|
|
|
Copyright (c) 2001-2011, Intel Corporation
|
|
All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
contributors may be used to endorse or promote products derived from
|
|
this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
******************************************************************************/
|
|
/*$FreeBSD$*/
|
|
|
|
#ifndef _E1000_ICH8LAN_H_
|
|
#define _E1000_ICH8LAN_H_
|
|
|
|
#define ICH_FLASH_GFPREG 0x0000
|
|
#define ICH_FLASH_HSFSTS 0x0004
|
|
#define ICH_FLASH_HSFCTL 0x0006
|
|
#define ICH_FLASH_FADDR 0x0008
|
|
#define ICH_FLASH_FDATA0 0x0010
|
|
|
|
/* Requires up to 10 seconds when MNG might be accessing part. */
|
|
#define ICH_FLASH_READ_COMMAND_TIMEOUT 10000000
|
|
#define ICH_FLASH_WRITE_COMMAND_TIMEOUT 10000000
|
|
#define ICH_FLASH_ERASE_COMMAND_TIMEOUT 10000000
|
|
#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF
|
|
#define ICH_FLASH_CYCLE_REPEAT_COUNT 10
|
|
|
|
#define ICH_CYCLE_READ 0
|
|
#define ICH_CYCLE_WRITE 2
|
|
#define ICH_CYCLE_ERASE 3
|
|
|
|
#define FLASH_GFPREG_BASE_MASK 0x1FFF
|
|
#define FLASH_SECTOR_ADDR_SHIFT 12
|
|
|
|
#define ICH_FLASH_SEG_SIZE_256 256
|
|
#define ICH_FLASH_SEG_SIZE_4K 4096
|
|
#define ICH_FLASH_SEG_SIZE_8K 8192
|
|
#define ICH_FLASH_SEG_SIZE_64K 65536
|
|
#define ICH_FLASH_SECTOR_SIZE 4096
|
|
|
|
#define ICH_FLASH_REG_MAPSIZE 0x00A0
|
|
|
|
#define E1000_ICH_FWSM_RSPCIPHY 0x00000040 /* Reset PHY on PCI Reset */
|
|
#define E1000_ICH_FWSM_DISSW 0x10000000 /* FW Disables SW Writes */
|
|
/* FW established a valid mode */
|
|
#define E1000_ICH_FWSM_FW_VALID 0x00008000
|
|
#define E1000_ICH_FWSM_PCIM2PCI 0x01000000 /* ME PCIm-to-PCI active */
|
|
#define E1000_ICH_FWSM_PCIM2PCI_COUNT 2000
|
|
|
|
#define E1000_ICH_MNG_IAMT_MODE 0x2
|
|
|
|
#define E1000_FWSM_PROXY_MODE 0x00000008 /* FW is in proxy mode */
|
|
#define E1000_FWSM_MEMC 0x00000010 /* ME Messaging capable */
|
|
|
|
/* Shared Receive Address Registers */
|
|
#define E1000_SHRAL(_i) (0x05438 + ((_i) * 8))
|
|
#define E1000_SHRAH(_i) (0x0543C + ((_i) * 8))
|
|
#define E1000_SHRAH_AV 0x80000000 /* Addr Valid bit */
|
|
#define E1000_SHRAH_MAV 0x40000000 /* Multicast Addr Valid bit */
|
|
|
|
#define E1000_H2ME 0x05B50 /* Host to ME */
|
|
#define E1000_H2ME_LSECREQ 0x00000001 /* Linksec Request */
|
|
#define E1000_H2ME_LSECA 0x00000002 /* Linksec Active */
|
|
#define E1000_H2ME_LSECSF 0x00000004 /* Linksec Failed */
|
|
#define E1000_H2ME_LSECD 0x00000008 /* Linksec Disabled */
|
|
#define E1000_H2ME_SLCAPD 0x00000010 /* Start LCAPD */
|
|
#define E1000_H2ME_IPV4_ARP_EN 0x00000020 /* Arp Offload enable bit */
|
|
#define E1000_H2ME_IPV6_NS_EN 0x00000040 /* NS Offload enable bit */
|
|
|
|
#define ID_LED_DEFAULT_ICH8LAN ((ID_LED_DEF1_DEF2 << 12) | \
|
|
(ID_LED_OFF1_OFF2 << 8) | \
|
|
(ID_LED_OFF1_ON2 << 4) | \
|
|
(ID_LED_DEF1_DEF2))
|
|
|
|
#define E1000_ICH_NVM_SIG_WORD 0x13
|
|
#define E1000_ICH_NVM_SIG_MASK 0xC000
|
|
#define E1000_ICH_NVM_VALID_SIG_MASK 0xC0
|
|
#define E1000_ICH_NVM_SIG_VALUE 0x80
|
|
|
|
#define E1000_ICH8_LAN_INIT_TIMEOUT 1500
|
|
|
|
#define E1000_FEXTNVM_SW_CONFIG 1
|
|
#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 << 27) /* Bit redefined for ICH8M */
|
|
|
|
#define E1000_FEXTNVM4_BEACON_DURATION_MASK 0x7
|
|
#define E1000_FEXTNVM4_BEACON_DURATION_8USEC 0x7
|
|
#define E1000_FEXTNVM4_BEACON_DURATION_16USEC 0x3
|
|
|
|
#define PCIE_ICH8_SNOOP_ALL PCIE_NO_SNOOP_ALL
|
|
|
|
#define E1000_ICH_RAR_ENTRIES 7
|
|
#define E1000_PCH2_RAR_ENTRIES 5 /* RAR[0], SHRA[0-3] */
|
|
|
|
#define PHY_PAGE_SHIFT 5
|
|
#define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \
|
|
((reg) & MAX_PHY_REG_ADDRESS))
|
|
#define IGP3_KMRN_DIAG PHY_REG(770, 19) /* KMRN Diagnostic */
|
|
#define IGP3_VR_CTRL PHY_REG(776, 18) /* Voltage Regulator Control */
|
|
#define IGP3_CAPABILITY PHY_REG(776, 19) /* Capability */
|
|
#define IGP3_PM_CTRL PHY_REG(769, 20) /* Power Management Control */
|
|
|
|
#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002
|
|
#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300
|
|
#define IGP3_VR_CTRL_MODE_SHUTDOWN 0x0200
|
|
#define IGP3_PM_CTRL_FORCE_PWR_DOWN 0x0020
|
|
|
|
/* PHY Wakeup Registers and defines */
|
|
#define BM_PORT_GEN_CFG PHY_REG(BM_PORT_CTRL_PAGE, 17)
|
|
#define BM_RCTL PHY_REG(BM_WUC_PAGE, 0)
|
|
#define BM_WUC PHY_REG(BM_WUC_PAGE, 1)
|
|
#define BM_WUFC PHY_REG(BM_WUC_PAGE, 2)
|
|
#define BM_WUS PHY_REG(BM_WUC_PAGE, 3)
|
|
#define BM_RAR_L(_i) (BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) << 2)))
|
|
#define BM_RAR_M(_i) (BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) << 2)))
|
|
#define BM_RAR_H(_i) (BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) << 2)))
|
|
#define BM_RAR_CTRL(_i) (BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) << 2)))
|
|
#define BM_MTA(_i) (BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) << 1)))
|
|
#define BM_IPAV (BM_PHY_REG(BM_WUC_PAGE, 64))
|
|
#define BM_IP4AT_L(_i) (BM_PHY_REG(BM_WUC_PAGE, 82 + ((_i) * 2)))
|
|
#define BM_IP4AT_H(_i) (BM_PHY_REG(BM_WUC_PAGE, 83 + ((_i) * 2)))
|
|
|
|
#define BM_SHRAL_LOWER(_i) (BM_PHY_REG(BM_WUC_PAGE, 44 + ((_i) * 4)))
|
|
#define BM_SHRAL_UPPER(_i) (BM_PHY_REG(BM_WUC_PAGE, 45 + ((_i) * 4)))
|
|
#define BM_SHRAH_LOWER(_i) (BM_PHY_REG(BM_WUC_PAGE, 46 + ((_i) * 4)))
|
|
#define BM_SHRAH_UPPER(_i) (BM_PHY_REG(BM_WUC_PAGE, 47 + ((_i) * 4)))
|
|
|
|
#define BM_RCTL_UPE 0x0001 /* Unicast Promiscuous Mode */
|
|
#define BM_RCTL_MPE 0x0002 /* Multicast Promiscuous Mode */
|
|
#define BM_RCTL_MO_SHIFT 3 /* Multicast Offset Shift */
|
|
#define BM_RCTL_MO_MASK (3 << 3) /* Multicast Offset Mask */
|
|
#define BM_RCTL_BAM 0x0020 /* Broadcast Accept Mode */
|
|
#define BM_RCTL_PMCF 0x0040 /* Pass MAC Control Frames */
|
|
#define BM_RCTL_RFCE 0x0080 /* Rx Flow Control Enable */
|
|
|
|
#define HV_LED_CONFIG PHY_REG(768, 30) /* LED Configuration */
|
|
#define HV_MUX_DATA_CTRL PHY_REG(776, 16)
|
|
#define HV_MUX_DATA_CTRL_GEN_TO_MAC 0x0400
|
|
#define HV_MUX_DATA_CTRL_FORCE_SPEED 0x0004
|
|
#define HV_STATS_PAGE 778
|
|
#define HV_SCC_UPPER PHY_REG(HV_STATS_PAGE, 16) /* Single Collision Count */
|
|
#define HV_SCC_LOWER PHY_REG(HV_STATS_PAGE, 17)
|
|
#define HV_ECOL_UPPER PHY_REG(HV_STATS_PAGE, 18) /* Excessive Coll. Count */
|
|
#define HV_ECOL_LOWER PHY_REG(HV_STATS_PAGE, 19)
|
|
#define HV_MCC_UPPER PHY_REG(HV_STATS_PAGE, 20) /* Multiple Coll. Count */
|
|
#define HV_MCC_LOWER PHY_REG(HV_STATS_PAGE, 21)
|
|
#define HV_LATECOL_UPPER PHY_REG(HV_STATS_PAGE, 23) /* Late Collision Count */
|
|
#define HV_LATECOL_LOWER PHY_REG(HV_STATS_PAGE, 24)
|
|
#define HV_COLC_UPPER PHY_REG(HV_STATS_PAGE, 25) /* Collision Count */
|
|
#define HV_COLC_LOWER PHY_REG(HV_STATS_PAGE, 26)
|
|
#define HV_DC_UPPER PHY_REG(HV_STATS_PAGE, 27) /* Defer Count */
|
|
#define HV_DC_LOWER PHY_REG(HV_STATS_PAGE, 28)
|
|
#define HV_TNCRS_UPPER PHY_REG(HV_STATS_PAGE, 29) /* Transmit with no CRS */
|
|
#define HV_TNCRS_LOWER PHY_REG(HV_STATS_PAGE, 30)
|
|
|
|
#define E1000_FCRTV_PCH 0x05F40 /* PCH Flow Control Refresh Timer Value */
|
|
|
|
/*
|
|
* For ICH, the name used for NVM word 17h is LED1 Config.
|
|
* For PCH, the word was re-named to OEM Config.
|
|
*/
|
|
#define E1000_NVM_LED1_CONFIG 0x17 /* NVM LED1/LPLU Config Word */
|
|
#define E1000_NVM_LED1_CONFIG_LPLU_NONDOA 0x0400 /* NVM LPLU in non-D0a Bit */
|
|
#define E1000_NVM_OEM_CONFIG E1000_NVM_LED1_CONFIG
|
|
#define E1000_NVM_OEM_CONFIG_LPLU_NONDOA E1000_NVM_LED1_CONFIG_LPLU_NONDOA
|
|
|
|
#define E1000_NVM_K1_CONFIG 0x1B /* NVM K1 Config Word */
|
|
#define E1000_NVM_K1_ENABLE 0x1 /* NVM Enable K1 bit */
|
|
|
|
/* SMBus Address Phy Register */
|
|
#define HV_SMB_ADDR PHY_REG(768, 26)
|
|
#define HV_SMB_ADDR_MASK 0x007F
|
|
#define HV_SMB_ADDR_PEC_EN 0x0200
|
|
#define HV_SMB_ADDR_VALID 0x0080
|
|
|
|
/* Strapping Option Register - RO */
|
|
#define E1000_STRAP 0x0000C
|
|
#define E1000_STRAP_SMBUS_ADDRESS_MASK 0x00FE0000
|
|
#define E1000_STRAP_SMBUS_ADDRESS_SHIFT 17
|
|
|
|
/* OEM Bits Phy Register */
|
|
#define HV_OEM_BITS PHY_REG(768, 25)
|
|
#define HV_OEM_BITS_LPLU 0x0004 /* Low Power Link Up */
|
|
#define HV_OEM_BITS_GBE_DIS 0x0040 /* Gigabit Disable */
|
|
#define HV_OEM_BITS_RESTART_AN 0x0400 /* Restart Auto-negotiation */
|
|
|
|
#define LCD_CFG_PHY_ADDR_BIT 0x0020 /* Phy addr bit from LCD Config word */
|
|
|
|
/* KMRN Mode Control */
|
|
#define HV_KMRN_MODE_CTRL PHY_REG(769, 16)
|
|
#define HV_KMRN_MDIO_SLOW 0x0400
|
|
|
|
/* KMRN FIFO Control and Status */
|
|
#define HV_KMRN_FIFO_CTRLSTA PHY_REG(770, 16)
|
|
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK 0x7000
|
|
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT 12
|
|
|
|
/* PHY Power Management Control */
|
|
#define HV_PM_CTRL PHY_REG(770, 17)
|
|
|
|
#define SW_FLAG_TIMEOUT 1000 /* SW Semaphore flag timeout in ms */
|
|
|
|
/* PHY Low Power Idle Control */
|
|
#define I82579_LPI_CTRL PHY_REG(772, 20)
|
|
#define I82579_LPI_CTRL_ENABLE_MASK 0x6000
|
|
#define I82579_LPI_CTRL_FORCE_PLL_LOCK_COUNT 0x80
|
|
|
|
/* EMI Registers */
|
|
#define I82579_EMI_ADDR 0x10
|
|
#define I82579_EMI_DATA 0x11
|
|
#define I82579_LPI_UPDATE_TIMER 0x4805 /* in 40ns units + 40 ns base value */
|
|
#define I82579_MSE_THRESHOLD 0x084F /* Mean Square Error Threshold */
|
|
#define I82579_MSE_LINK_DOWN 0x2411 /* MSE count before dropping link */
|
|
|
|
/*
|
|
* Additional interrupts need to be handled for ICH family:
|
|
* DSW = The FW changed the status of the DISSW bit in FWSM
|
|
* PHYINT = The LAN connected device generates an interrupt
|
|
* EPRST = Manageability reset event
|
|
*/
|
|
#define IMS_ICH_ENABLE_MASK (\
|
|
E1000_IMS_DSW | \
|
|
E1000_IMS_PHYINT | \
|
|
E1000_IMS_EPRST)
|
|
|
|
/* Additional interrupt register bit definitions */
|
|
#define E1000_ICR_LSECPNC 0x00004000 /* PN threshold - client */
|
|
#define E1000_IMS_LSECPNC E1000_ICR_LSECPNC /* PN threshold - client */
|
|
#define E1000_ICS_LSECPNC E1000_ICR_LSECPNC /* PN threshold - client */
|
|
|
|
/* Security Processing bit Indication */
|
|
#define E1000_RXDEXT_LINKSEC_STATUS_LSECH 0x01000000
|
|
#define E1000_RXDEXT_LINKSEC_ERROR_BIT_MASK 0x60000000
|
|
#define E1000_RXDEXT_LINKSEC_ERROR_NO_SA_MATCH 0x20000000
|
|
#define E1000_RXDEXT_LINKSEC_ERROR_REPLAY_ERROR 0x40000000
|
|
#define E1000_RXDEXT_LINKSEC_ERROR_BAD_SIG 0x60000000
|
|
|
|
/* Receive Address Initial CRC Calculation */
|
|
#define E1000_PCH_RAICC(_n) (0x05F50 + ((_n) * 4))
|
|
|
|
void e1000_set_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw,
|
|
bool state);
|
|
void e1000_igp3_phy_powerdown_workaround_ich8lan(struct e1000_hw *hw);
|
|
void e1000_gig_downshift_workaround_ich8lan(struct e1000_hw *hw);
|
|
void e1000_suspend_workarounds_ich8lan(struct e1000_hw *hw);
|
|
void e1000_resume_workarounds_pchlan(struct e1000_hw *hw);
|
|
s32 e1000_configure_k1_ich8lan(struct e1000_hw *hw, bool k1_enable);
|
|
void e1000_copy_rx_addrs_to_phy_ich8lan(struct e1000_hw *hw);
|
|
s32 e1000_lv_jumbo_workaround_ich8lan(struct e1000_hw *hw, bool enable);
|
|
#endif
|