68c30b183a
Machine privilege level was specially designed to use in vendor's firmware or bootloader. We have implemented operation in machine mode in FreeBSD as part of understanding RISC-V ISA, but it is time to remove it. We now use BBL (Berkeley Boot Loader) -- standard RISC-V firmware, which provides operation in machine mode for us. We now use standard SBI calls to machine mode, instead of handmade 'syscalls'. o Remove HTIF bus. HTIF bus is now legacy and no longer exists in RISC-V specification. HTIF code still exists in Spike simulator, but BBL do not provide raw interface to it. Memory disk is only choice for now to have multiuser booted in Spike, until Spike has implemented more devices (e.g. Virtio, etc). Sponsored by: DARPA, AFRL Sponsored by: HEIF5
138 lines
3.8 KiB
C
138 lines
3.8 KiB
C
/*-
|
|
* Copyright (c) 2015-2016 Ruslan Bukin <br@bsdpad.com>
|
|
* All rights reserved.
|
|
*
|
|
* Portions of this software were developed by SRI International and the
|
|
* University of Cambridge Computer Laboratory under DARPA/AFRL contract
|
|
* FA8750-10-C-0237 ("CTSRD"), as part of the DARPA CRASH research programme.
|
|
*
|
|
* Portions of this software were developed by the University of Cambridge
|
|
* Computer Laboratory as part of the CTSRD Project, with support from the
|
|
* UK Higher Education Innovation Fund (HEIF).
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/pcpu.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/systm.h>
|
|
|
|
#include <machine/cpu.h>
|
|
#include <machine/cpufunc.h>
|
|
#include <machine/trap.h>
|
|
|
|
char machine[] = "riscv";
|
|
|
|
SYSCTL_STRING(_hw, HW_MACHINE, machine, CTLFLAG_RD, machine, 0,
|
|
"Machine class");
|
|
|
|
struct cpu_desc {
|
|
u_int cpu_impl;
|
|
u_int cpu_part_num;
|
|
const char *cpu_impl_name;
|
|
const char *cpu_part_name;
|
|
};
|
|
|
|
struct cpu_desc cpu_desc[MAXCPU];
|
|
|
|
struct cpu_parts {
|
|
u_int part_id;
|
|
const char *part_name;
|
|
};
|
|
#define CPU_PART_NONE { -1, "Unknown Processor" }
|
|
|
|
struct cpu_implementers {
|
|
u_int impl_id;
|
|
const char *impl_name;
|
|
};
|
|
#define CPU_IMPLEMENTER_NONE { 0, "Unknown Implementer" }
|
|
|
|
/*
|
|
* CPU base
|
|
*/
|
|
static const struct cpu_parts cpu_parts_std[] = {
|
|
{ CPU_PART_RV32, "RV32" },
|
|
{ CPU_PART_RV64, "RV64" },
|
|
{ CPU_PART_RV128, "RV128" },
|
|
CPU_PART_NONE,
|
|
};
|
|
|
|
/*
|
|
* Implementers table.
|
|
*/
|
|
const struct cpu_implementers cpu_implementers[] = {
|
|
{ CPU_IMPL_UCB_ROCKET, "UC Berkeley Rocket" },
|
|
CPU_IMPLEMENTER_NONE,
|
|
};
|
|
|
|
void
|
|
identify_cpu(void)
|
|
{
|
|
const struct cpu_parts *cpu_partsp;
|
|
uint32_t part_id;
|
|
uint32_t impl_id;
|
|
uint64_t mimpid;
|
|
uint64_t misa;
|
|
u_int cpu;
|
|
size_t i;
|
|
|
|
cpu_partsp = NULL;
|
|
|
|
/* TODO: can we get mimpid and misa somewhere ? */
|
|
mimpid = 0;
|
|
misa = 0;
|
|
|
|
cpu = PCPU_GET(cpuid);
|
|
|
|
impl_id = CPU_IMPL(mimpid);
|
|
for (i = 0; i < nitems(cpu_implementers); i++) {
|
|
if (impl_id == cpu_implementers[i].impl_id ||
|
|
cpu_implementers[i].impl_id == 0) {
|
|
cpu_desc[cpu].cpu_impl = impl_id;
|
|
cpu_desc[cpu].cpu_impl_name = cpu_implementers[i].impl_name;
|
|
cpu_partsp = cpu_parts_std;
|
|
break;
|
|
}
|
|
}
|
|
|
|
part_id = CPU_PART(misa);
|
|
for (i = 0; &cpu_partsp[i] != NULL; i++) {
|
|
if (part_id == cpu_partsp[i].part_id ||
|
|
cpu_partsp[i].part_id == -1) {
|
|
cpu_desc[cpu].cpu_part_num = part_id;
|
|
cpu_desc[cpu].cpu_part_name = cpu_partsp[i].part_name;
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* Print details for boot CPU or if we want verbose output */
|
|
if (cpu == 0 || bootverbose) {
|
|
printf("CPU(%d): %s %s\n", cpu,
|
|
cpu_desc[cpu].cpu_impl_name,
|
|
cpu_desc[cpu].cpu_part_name);
|
|
}
|
|
}
|