ccb43d8d2c
Neither me nor Ariff have access to any of this hardware, so all tests have been made by Konstantin and Artem. Commit message mostly written by Konstantin. envy24: - Add test code to support rear line-in input on 'Terratec DMX 6fire' audio card. This code is also intended to be used in the future for support of cards, that have I2C-to-GPIO expanders wired between the control line of the audio codec and the Envy24, however such cards are too complex and i can't add that support without hardware sample of such board, i've already tried and failed. envy24ht: - Add support for 'AudioTrak Prodigy HD2'. - Add support for 'AudioTrak Prodigy 7.1 XT'. - Add support for 'ESI Juli@' (Works ok, DAC volume is hard-coded for the time being, so 'mixer vol ...' doesn't work, only 'mixer pcm ...' works). [1] - Fix bug in the init data for M-Audio Revolution 5.1, that results in distorted sound. - Add software volume control (now 'mixer pcm' works, thanks to Ariff). - Add support for more samples rates - 176.4kHz and 192kHz. - Fix problem with the 192kHz samples rate playback when 24.576MHz crystal is used on the board instead of 49.152MHz crystal. spicds: - Add support for Asahi Kasei flagship DAC - AK4396 (used in AudioTrak Prodigy HD2). Submitted by: Konstantin Dimitrov <kosio.dimitrov@gmail.com> Tested by: Artem Antonov [1] Reviewed by: ariff
122 lines
4.4 KiB
C
122 lines
4.4 KiB
C
/*
|
|
* Copyright (c) 2006 Konstantin Dimitrov <kosio.dimitrov@gmail.com>
|
|
* Copyright (c) 2001 Katsurajima Naoto <raven@katsurajima.seya.yokohama.jp>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHERIN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/* supported CODECs */
|
|
#define SPICDS_TYPE_AK4524 0
|
|
#define SPICDS_TYPE_AK4528 1
|
|
#define SPICDS_TYPE_WM8770 2
|
|
#define SPICDS_TYPE_AK4358 3
|
|
#define SPICDS_TYPE_AK4381 4
|
|
#define SPICDS_TYPE_AK4396 5
|
|
|
|
/* AK4524/AK4528 control registers */
|
|
#define AK4524_POWER 0x00
|
|
#define AK4528_POWER 0x00
|
|
#define AK452X_POWER_PWDA 0x01
|
|
#define AK452X_POWER_PWAD 0x02
|
|
#define AK452X_POWER_PWVR 0x04
|
|
#define AK4524_RESET 0x01
|
|
#define AK4528_RESET 0x01
|
|
#define AK452X_RESET_RSDA 0x01
|
|
#define AK452X_RESET_RSAD 0x02
|
|
#define AK4524_FORMAT 0x02
|
|
#define AK4528_FORMAT 0x02
|
|
#define AK452X_FORMAT_1X 0x00
|
|
#define AK452X_FORMAT_2X 0x01
|
|
#define AK452X_FORMAT_4X1 0x02
|
|
#define AK452X_FORMAT_4X2 0x03
|
|
#define AK452X_FORMAT_256FSN 0x00
|
|
#define AK452X_FORMAT_512FSN 0x04
|
|
#define AK452X_FORMAT_1024FSN 0x08
|
|
#define AK452X_FORMAT_384FSN 0x10
|
|
#define AK452X_FORMAT_768FSN 0x14
|
|
#define AK452X_FORMAT_OM24IL16 0x00
|
|
#define AK452X_FORMAT_OM24IL20 0x20
|
|
#define AK452X_FORMAT_OM24IM24 0x40
|
|
#define AK452X_FORMAT_I2S 0x60
|
|
#define AK452X_FORMAT_OM24IL24 0x80
|
|
#define AK4524_DVC 0x03
|
|
#define AK452X_DVC_DEM441 0x00
|
|
#define AK452X_DVC_DEMOFF 0x01
|
|
#define AK452X_DVC_DEM48 0x02
|
|
#define AK452X_DVC_DEM32 0x03
|
|
#define AK452X_DVC_ZTM256 0x00
|
|
#define AK452X_DVC_ZTM512 0x04
|
|
#define AK452X_DVC_ZTM1024 0x08
|
|
#define AK452X_DVC_ZTM2048 0x0c
|
|
#define AK452X_DVC_ZCE 0x10
|
|
#define AK452X_DVC_HPFL 0x04
|
|
#define AK452X_DVC_HPFR 0x08
|
|
#define AK452X_DVC_SMUTE 0x80
|
|
#define AK4524_LIPGA 0x04
|
|
#define AK4524_RIPGA 0x05
|
|
#define AK4524_LOATT 0x06
|
|
#define AK4524_ROATT 0x07
|
|
#define AK4528_LOATT 0x04
|
|
#define AK4528_ROATT 0x05
|
|
|
|
/* WM8770 control registers */
|
|
#define WM8770_AOATT_L1 0x00
|
|
#define WM8770_AOATT_R1 0x01
|
|
#define WM8770_AOATT_L2 0x02
|
|
#define WM8770_AOATT_R2 0x03
|
|
#define WM8770_AOATT_L3 0x04
|
|
#define WM8770_AOATT_R3 0x05
|
|
#define WM8770_AOATT_L4 0x06
|
|
#define WM8770_AOATT_R4 0x07
|
|
#define WM8770_AOATT_MAST 0x08
|
|
#define WM8770_AOATT_UPDATE 0x100
|
|
|
|
/* AK4358 control registers */
|
|
#define AK4358_LO1ATT 0x04
|
|
#define AK4358_RO1ATT 0x05
|
|
#define AK4358_OATT_ENABLE 0x80
|
|
|
|
/* AK4381 control registers */
|
|
#define AK4381_LOATT 0x03
|
|
#define AK4381_ROATT 0x04
|
|
|
|
/* AK4396 control registers */
|
|
#define AK4396_LOATT 0x03
|
|
#define AK4396_ROATT 0x04
|
|
|
|
struct spicds_info;
|
|
|
|
typedef void (*spicds_ctrl)(void *, unsigned int, unsigned int, unsigned int);
|
|
|
|
struct spicds_info *spicds_create(device_t dev, void *devinfo, int num, spicds_ctrl);
|
|
void spicds_destroy(struct spicds_info *codec);
|
|
void spicds_settype(struct spicds_info *codec, unsigned int type);
|
|
void spicds_setcif(struct spicds_info *codec, unsigned int cif);
|
|
void spicds_setformat(struct spicds_info *codec, unsigned int format);
|
|
void spicds_setdvc(struct spicds_info *codec, unsigned int dvc);
|
|
void spicds_init(struct spicds_info *codec);
|
|
void spicds_reinit(struct spicds_info *codec);
|
|
void spicds_set(struct spicds_info *codec, int dir, unsigned int left, unsigned int right);
|