d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1be9d26e4a
freebsd-skq/sys/dev/sound/isa/mss.c
Cameron Grant bfd9d61ea6 mss and sb drivers updated for newpcm 
Reviewed by:	peter, dfr
1999-09-01 04:01:57 +00:00

1946 lines
51 KiB
C
Raw Blame History

/*
* Copyright (c) 1999 Cameron Grant <gandalf@vilnya.demon.co.uk>
* Copyright Luigi Rizzo, 1997,1998
* Copyright by Hannu Savolainen 1994, 1995
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $Id$
*/
#include <dev/pcm/sound.h>
#if NPCM > 0
/* board-specific include files */
#include <dev/pcm/isa/mss.h>
struct mss_info;
struct mss_chinfo {
struct mss_info *parent;
pcm_channel *channel;
snd_dbuf *buffer;
int dir;
};
struct mss_info {
struct resource *io_base; /* primary I/O address for the board */
int io_rid;
struct resource *conf_base; /* and the opti931 also has a config space */
int conf_rid;
struct resource *irq;
int irq_rid;
struct resource *drq1; /* play */
int drq1_rid;
struct resource *drq2; /* rec */
int drq2_rid;
bus_dma_tag_t parent_dmat;
int pdma, rdma;
int bd_id; /* used to hold board-id info, eg. sb version,
* mss codec type, etc. etc.
*/
u_long bd_flags; /* board-specific flags */
struct mss_chinfo pch, rch;
};
static int mss_probe(device_t dev);
static int mss_attach(device_t dev);
static driver_intr_t mss_intr;
/* prototypes for local functions */
static int mss_detect(device_t dev, struct mss_info *mss);
static char *ymf_test(device_t dev, struct mss_info *mss);
static void ad_unmute(struct mss_info *mss);
/* mixer set funcs */
static int mss_mixer_set(struct mss_info *mss, int dev, int left, int right);
static int mss_set_recsrc(struct mss_info *mss, int mask);
/* io funcs */
static int ad_wait_init(struct mss_info *mss, int x);
static int ad_read(struct mss_info *mss, int reg);
static void ad_write(struct mss_info *mss, int reg, u_char data);
static void ad_write_cnt(struct mss_info *mss, int reg, u_short data);
/* io primitives */
static void conf_wr(struct mss_info *mss, u_char reg, u_char data);
static u_char conf_rd(struct mss_info *mss, u_char reg);
#if NPNP > 0
static int pnpmss_probe(device_t dev);
static int pnpmss_attach(device_t dev);
static driver_intr_t opti931_intr;
static driver_intr_t ad1816_intr;
/* IO primitives */
static int ad1816_wait_init(struct mss_info *mss, int x);
static u_short ad1816_read(struct mss_info *mss, u_int reg);
static void ad1816_write(struct mss_info *mss, u_int reg, u_short data);
/* mixer set functions */
static int ad1816_mixer_set(struct mss_info *mss, int dev, int left, int right);
static int ad1816_set_recsrc(struct mss_info *mss, int mask);
#endif
static int mssmix_init(snd_mixer *m);
static int mssmix_set(snd_mixer *m, unsigned dev, unsigned left, unsigned right);
static int mssmix_setrecsrc(snd_mixer *m, u_int32_t src);
static snd_mixer mss_mixer = {
"MSS mixer",
mssmix_init,
mssmix_set,
mssmix_setrecsrc,
};
static int ymmix_init(snd_mixer *m);
static int ymmix_set(snd_mixer *m, unsigned dev, unsigned left, unsigned right);
static int ymmix_setrecsrc(snd_mixer *m, u_int32_t src);
static snd_mixer yamaha_mixer = {
"OPL3-SAx mixer",
ymmix_init,
ymmix_set,
ymmix_setrecsrc,
};
static devclass_t pcm_devclass;
/* channel interface */
static void *msschan_init(void *devinfo, snd_dbuf *b, pcm_channel *c, int dir);
static int msschan_setdir(void *data, int dir);
static int msschan_setformat(void *data, u_int32_t format);
static int msschan_setspeed(void *data, u_int32_t speed);
static int msschan_setblocksize(void *data, u_int32_t blocksize);
static int msschan_trigger(void *data, int go);
static int msschan_getptr(void *data);
static pcmchan_caps *msschan_getcaps(void *data);
static pcmchan_caps mss_caps = {
4000, 48000,
AFMT_STEREO | AFMT_U8 | AFMT_S16_LE | AFMT_MU_LAW | AFMT_A_LAW,
AFMT_STEREO | AFMT_S16_LE
};
static pcmchan_caps ad1816_caps = {
4000, 55200,
AFMT_STEREO | AFMT_U8 | AFMT_S16_LE | AFMT_MU_LAW | AFMT_A_LAW,
AFMT_STEREO | AFMT_S16_LE
};
static pcmchan_caps guspnp_caps = {
4000, 48000,
AFMT_STEREO | AFMT_U8 | AFMT_S16_LE | AFMT_A_LAW,
AFMT_STEREO | AFMT_S16_LE
};
static pcmchan_caps opti931_caps = {
4000, 4800,
AFMT_STEREO | AFMT_U8 | AFMT_S16_LE,
AFMT_STEREO | AFMT_S16_LE
};
static pcm_channel mss_chantemplate = {
msschan_init,
msschan_setdir,
msschan_setformat,
msschan_setspeed,
msschan_setblocksize,
msschan_trigger,
msschan_getptr,
msschan_getcaps,
};
#define MD_AD1848 0x91
#define MD_AD1845 0x92
#define MD_AD1816 0x93
#define MD_CS4248 0xA1
#define MD_CS4231 0xA2
#define MD_CS4231A 0xA3
#define MD_CS4232 0xA4
#define MD_CS4232A 0xA5
#define MD_CS4236 0xA6
#define MD_CS4237 0xA7
#define MD_OPTI931 0xB1
#define MD_OPTI925 0xB2
#define MD_GUSPNP 0xB8
#define MD_YM0020 0xC1
#define MD_VIVO 0xD1
#define DV_F_TRUE_MSS 0x00010000 /* mss _with_ base regs */
#define FULL_DUPLEX(x) ((x)->bd_flags & BD_F_DUPLEX)
static int
port_rd(struct resource *port, int off)
{
if (port)
return bus_space_read_1(rman_get_bustag(port),
rman_get_bushandle(port),
off);
else
return -1;
}
static void
port_wr(struct resource *port, int off, u_int8_t data)
{
if (port)
return bus_space_write_1(rman_get_bustag(port),
rman_get_bushandle(port),
off, data);
}
static int
io_rd(struct mss_info *mss, int reg)
{
if (mss->bd_flags & BD_F_MSS_OFFSET) reg -= 4;
return port_rd(mss->io_base, reg);
}
static void
io_wr(struct mss_info *mss, int reg, u_int8_t data)
{
if (mss->bd_flags & BD_F_MSS_OFFSET) reg -= 4;
return port_wr(mss->io_base, reg, data);
}
static void
conf_wr(struct mss_info *mss, u_char reg, u_char value)
{
port_wr(mss->conf_base, 0, reg);
port_wr(mss->conf_base, 1, value);
}
static u_char
conf_rd(struct mss_info *mss, u_char reg)
{
port_wr(mss->conf_base, 0, reg);
return port_rd(mss->conf_base, 1);
}
#if NPNP > 0
static void
gus_wr(struct mss_info *mss, u_char reg, u_char value)
{
port_wr(mss->conf_base, 3, reg);
port_wr(mss->conf_base, 5, value);
}
static u_char
gus_rd(struct mss_info *mss, u_char reg)
{
port_wr(mss->conf_base, 3, reg);
return port_rd(mss->conf_base, 5);
}
#endif
static void
mss_release_resources(struct mss_info *mss, device_t dev)
{
if (mss->irq) {
bus_release_resource(dev, SYS_RES_IRQ, mss->irq_rid,
mss->irq);
mss->irq = 0;
}
if (mss->drq1) {
bus_release_resource(dev, SYS_RES_DRQ, mss->drq1_rid,
mss->drq1);
mss->drq1 = 0;
mss->pdma = -1;
}
if (mss->drq2) {
bus_release_resource(dev, SYS_RES_DRQ, mss->drq2_rid,
mss->drq2);
mss->drq2 = 0;
mss->rdma = -1;
}
if (mss->io_base) {
bus_release_resource(dev, SYS_RES_IOPORT, mss->io_rid,
mss->io_base);
mss->io_base = 0;
}
if (mss->conf_base) {
bus_release_resource(dev, SYS_RES_IOPORT, mss->conf_rid,
mss->conf_base);
mss->conf_base = 0;
}
free(mss, M_DEVBUF);
}
static int
mss_alloc_resources(struct mss_info *mss, device_t dev)
{
int ok = 1;
if (!mss->io_base)
mss->io_base = bus_alloc_resource(dev, SYS_RES_IOPORT, &mss->io_rid,
0, ~0, 1, RF_ACTIVE);
if (!mss->irq)
mss->irq = bus_alloc_resource(dev, SYS_RES_IRQ, &mss->irq_rid,
0, ~0, 1, RF_ACTIVE);
if (!mss->drq1)
mss->drq1 = bus_alloc_resource(dev, SYS_RES_DRQ, &mss->drq1_rid,
0, ~0, 1, RF_ACTIVE);
if (mss->conf_rid >= 0 && !mss->conf_base)
mss->conf_base = bus_alloc_resource(dev, SYS_RES_IOPORT, &mss->conf_rid,
0, ~0, 1, RF_ACTIVE);
if (mss->drq2_rid >= 0 && !mss->drq2)
mss->drq2 = bus_alloc_resource(dev, SYS_RES_DRQ, &mss->drq2_rid,
0, ~0, 1, RF_ACTIVE);
if (!mss->io_base || !mss->drq1 || !mss->irq) ok = 0;
if (mss->conf_rid >= 0 && !mss->conf_base) ok = 0;
if (mss->drq2_rid >= 0 && !mss->drq2) ok = 0;
if (ok) {
mss->pdma = rman_get_start(mss->drq1);
isa_dma_acquire(mss->pdma);
isa_dmainit(mss->pdma, DSP_BUFFSIZE);
mss->bd_flags &= ~BD_F_DUPLEX;
if (mss->drq2) {
mss->rdma = rman_get_start(mss->drq2);
isa_dma_acquire(mss->rdma);
isa_dmainit(mss->rdma, DSP_BUFFSIZE);
mss->bd_flags |= BD_F_DUPLEX;
} else mss->rdma = mss->pdma;
}
return ok;
}
static int
mss_init(struct mss_info *mss, device_t dev)
{
mss->bd_flags |= BD_F_MCE_BIT;
switch(mss->bd_id) {
#if NPNP > 0
case MD_OPTI931:
conf_wr(mss, 4, 0xd6); /* fifo empty, OPL3, audio enable, SB3.2 */
ad_write(mss, 10, 2); /* enable interrupts */
conf_wr(mss, 6, 2); /* MCIR6: mss enable, sb disable */
conf_wr(mss, 5, 0x28); /* MCIR5: codec in exp. mode,fifo */
break;
case MD_GUSPNP:
{
struct resource *alt;
int rid, tmp;
gus_wr(mss, 0x4c /* _URSTI */, 0);/* Pull reset */
DELAY(1000 * 30);
/* release reset and enable DAC */
gus_wr(mss, 0x4c /* _URSTI */, 3);
DELAY(1000 * 30);
/* end of reset */
rid = 0;
alt = bus_alloc_resource(dev, SYS_RES_IOPORT, &rid,
0, ~0, 1, RF_ACTIVE);
port_wr(alt, 0, 0xC); /* enable int and dma */
bus_release_resource(dev, SYS_RES_IOPORT, rid, alt);
/*
* unmute left & right line. Need to go in mode3, unmute,
* and back to mode 2
*/
tmp = ad_read(mss, 0x0c);
ad_write(mss, 0x0c, 0x6c); /* special value to enter mode 3 */
ad_write(mss, 0x19, 0); /* unmute left */
ad_write(mss, 0x1b, 0); /* unmute right */
ad_write(mss, 0x0c, tmp); /* restore old mode */
/* send codec interrupts on irq1 and only use that one */
gus_wr(mss, 0x5a, 0x4f);
/* enable access to hidden regs */
tmp = gus_rd(mss, 0x5b /* IVERI */);
gus_wr(mss, 0x5b, tmp | 1);
BVDDB(printf("GUS: silicon rev %c\n", 'A' + ((tmp & 0xf) >> 4)));
break;
}
case MD_AD1816:
ad1816_write(mss, 1, 0x2); /* disable interrupts */
ad1816_write(mss, 32, 0x90F0); /* SoundSys Mode, split fmt */
ad1816_write(mss, 5, 0x8080); /* FM volume mute */
ad1816_write(mss, 6, 0x8080); /* I2S1 volume mute */
ad1816_write(mss, 7, 0x8080); /* I2S0 volume mute */
ad1816_write(mss, 17, 0x8888); /* VID Volume mute */
ad1816_write(mss, 20, 0x5050); /* recsrc mic, agc off */
/* adc gain is set to 0 */
break;
#endif
case MD_YM0020:
{
u_char r6, r9;
conf_wr(mss, OPL3SAx_DMACONF, 0xa9); /* dma-b rec, dma-a play */
r6 = conf_rd(mss, OPL3SAx_DMACONF);
r9 = conf_rd(mss, OPL3SAx_MISC); /* version */
BVDDB(printf("Yamaha: ver 0x%x DMA config 0x%x\n", r6, r9);)
/* yamaha - set volume to max */
conf_wr(mss, OPL3SAx_VOLUMEL, 0);
conf_wr(mss, OPL3SAx_VOLUMER, 0);
conf_wr(mss, OPL3SAx_DMACONF, FULL_DUPLEX(mss)? 0xa9 : 0x8b);
break;
}
}
if (FULL_DUPLEX(mss) && mss->bd_id != MD_OPTI931)
ad_write(mss, 12, ad_read(mss, 12) | 0x40); /* mode 2 */
ad_write(mss, 9, FULL_DUPLEX(mss)? 0 : 4);
ad_write(mss, 10, 2); /* int enable */
io_wr(mss, MSS_STATUS, 0); /* Clear interrupt status */
/* the following seem required on the CS4232 */
ad_unmute(mss);
return 0;
}
/*
* mss_probe() is the probe routine. Note, it is not necessary to
* go through this for PnP devices, since they are already
* indentified precisely using their PnP id.
*
* The base address supplied in the device refers to the old MSS
* specs where the four 4 registers in io space contain configuration
* information. Some boards (as an example, early MSS boards)
* has such a block of registers, whereas others (generally CS42xx)
* do not. In order to distinguish between the two and do not have
* to supply two separate probe routines, the flags entry in isa_device
* has a bit to mark this.
*
*/
static int
mss_probe(device_t dev)
{
u_char tmp, tmpx;
int flags, irq, drq, result = ENXIO, setres = 0;
struct mss_info *mss;
if (isa_get_vendorid(dev)) return ENXIO; /* not yet */
mss = (struct mss_info *)malloc(sizeof *mss, M_DEVBUF, M_NOWAIT);
if (!mss) return ENXIO;
bzero(mss, sizeof *mss);
mss->io_rid = 0;
mss->conf_rid = -1;
mss->irq_rid = 0;
mss->drq1_rid = 0;
mss->drq2_rid = -1;
mss->io_base = bus_alloc_resource(dev, SYS_RES_IOPORT, &mss->io_rid,
0, ~0, 8, RF_ACTIVE);
if (!mss->io_base) {
BVDDB(printf("mss_probe: no address given, try 0x%x\n", 0x530));
mss->io_rid = 0;
/* XXX verify this */
setres = 1;
ISA_SET_RESOURCE(device_get_parent(dev), dev, SYS_RES_IOPORT, mss->io_rid,
0x530, 8);
mss->io_base = bus_alloc_resource(dev, SYS_RES_IOPORT, &mss->io_rid,
0, ~0, 8, RF_ACTIVE);
}
if (!mss->io_base) goto no;
/* got irq/dma regs? */
flags = isa_get_flags(dev);
irq = isa_get_irq(dev);
drq = isa_get_drq(dev);
if (!(isa_get_flags(dev) & DV_F_TRUE_MSS)) goto mss_probe_end;
/*
* Check if the IO port returns valid signature. The original MS
* Sound system returns 0x04 while some cards
* (AudioTriX Pro for example) return 0x00 or 0x0f.
*/
device_set_desc(dev, "MSS");
tmpx = tmp = io_rd(mss, 3);
if (tmp == 0xff) { /* Bus float */
BVDDB(printf("I/O addr inactive (%x), try pseudo_mss\n", tmp));
isa_set_flags(dev, flags & ~DV_F_TRUE_MSS);
goto mss_probe_end;
}
tmp &= 0x3f;
if (!(tmp == 0x04 || tmp == 0x0f || tmp == 0x00)) {
BVDDB(printf("No MSS signature detected on port 0x%lx (0x%x)\n",
rman_get_start(mss->io_base), tmpx));
goto no;
}
if (irq > 11) {
printf("MSS: Bad IRQ %d\n", irq);
goto no;
}
if (!(drq == 0 || drq == 1 || drq == 3)) {
printf("MSS: Bad DMA %d\n", drq);
goto no;
}
if (tmpx & 0x80) {
/* 8-bit board: only drq1/3 and irq7/9 */
if (drq == 0) {
printf("MSS: Can't use DMA0 with a 8 bit card/slot\n");
goto no;
}
if (!(irq == 7 || irq == 9)) {
printf("MSS: Can't use IRQ%d with a 8 bit card/slot\n", irq);
goto no;
}
}
mss_probe_end:
result = mss_detect(dev, mss);
no:
if (setres) ISA_DELETE_RESOURCE(device_get_parent(dev), dev,
SYS_RES_IOPORT, mss->io_rid); /* XXX ? */
mss_release_resources(mss, dev);
return result;
}
static int
mss_detect(device_t dev, struct mss_info *mss)
{
int i;
u_char tmp, tmp1, tmp2;
char *name, *yamaha;
if (mss->bd_id != 0) {
device_printf(dev, "presel bd_id 0x%04x -- %s\n", mss->bd_id,
device_get_desc(dev));
return 0;
}
name = "AD1848";
mss->bd_id = MD_AD1848; /* AD1848 or CS4248 */
/*
* Check that the I/O address is in use.
*
* bit 7 of the base I/O port is known to be 0 after the chip has
* performed its power on initialization. Just assume this has
* happened before the OS is starting.
*
* If the I/O address is unused, it typically returns 0xff.
*/
for (i = 0; i < 10; i++)
if ((tmp = io_rd(mss, MSS_INDEX)) & MSS_IDXBUSY) DELAY(10000);
else break;
if (i >= 10) { /* Not a AD1848 */
BVDDB(printf("mss_detect, busy still set (0x%02x)\n", tmp));
goto no;
}
/*
* Test if it's possible to change contents of the indirect
* registers. Registers 0 and 1 are ADC volume registers. The bit
* 0x10 is read only so try to avoid using it.
*/
ad_write(mss, 0, 0xaa);
ad_write(mss, 1, 0x45);/* 0x55 with bit 0x10 clear */
tmp1 = ad_read(mss, 0);
tmp2 = ad_read(mss, 1);
if (tmp1 != 0xaa || tmp2 != 0x45) {
BVDDB(printf("mss_detect error - IREG (%x/%x)\n", tmp1, tmp2));
goto no;
}
ad_write(mss, 0, 0x45);
ad_write(mss, 1, 0xaa);
tmp1 = ad_read(mss, 0);
tmp2 = ad_read(mss, 1);
if (tmp1 != 0x45 || tmp2 != 0xaa) {
BVDDB(printf("mss_detect error - IREG2 (%x/%x)\n", tmp1, tmp2));
goto no;
}
/*
* The indirect register I12 has some read only bits. Lets try to
* change them.
*/
tmp = ad_read(mss, 12);
ad_write(mss, 12, (~tmp) & 0x0f);
tmp1 = ad_read(mss, 12);
if ((tmp & 0x0f) != (tmp1 & 0x0f)) {
BVDDB(printf("mss_detect - I12 (0x%02x was 0x%02x)\n", tmp1, tmp));
goto no;
}
/*
* NOTE! Last 4 bits of the reg I12 tell the chip revision.
* 0x01=RevB
* 0x0A=RevC. also CS4231/CS4231A and OPTi931
*/
BVDDB(printf("mss_detect - chip revision 0x%02x\n", tmp & 0x0f);)
/*
* The original AD1848/CS4248 has just 16 indirect registers. This
* means that I0 and I16 should return the same value (etc.). Ensure
* that the Mode2 enable bit of I12 is 0. Otherwise this test fails
* with new parts.
*/
ad_write(mss, 12, 0); /* Mode2=disabled */
#if 0
for (i = 0; i < 16; i++) {
if ((tmp1 = ad_read(mss, i)) != (tmp2 = ad_read(mss, i + 16))) {
BVDDB(printf("mss_detect warning - I%d: 0x%02x/0x%02x\n",
i, tmp1, tmp2));
/*
* note - this seems to fail on the 4232 on I11. So we just break
* rather than fail. (which makes this test pointless - cg)
*/
break; /* return 0; */
}
}
#endif
/*
* Try to switch the chip to mode2 (CS4231) by setting the MODE2 bit
* (0x40). The bit 0x80 is always 1 in CS4248 and CS4231.
*
* On the OPTi931, however, I12 is readonly and only contains the
* chip revision ID (as in the CS4231A). The upper bits return 0.
*/
ad_write(mss, 12, 0x40); /* Set mode2, clear 0x80 */
tmp1 = ad_read(mss, 12);
if (tmp1 & 0x80) name = "CS4248"; /* Our best knowledge just now */
if ((tmp1 & 0xf0) == 0x00) {
BVDDB(printf("this should be an OPTi931\n");)
} else if ((tmp1 & 0xc0) != 0xC0) goto gotit;
/*
* The 4231 has bit7=1 always, and bit6 we just set to 1.
* We want to check that this is really a CS4231
* Verify that setting I0 doesn't change I16.
*/
ad_write(mss, 16, 0); /* Set I16 to known value */
ad_write(mss, 0, 0x45);
if ((tmp1 = ad_read(mss, 16)) == 0x45) goto gotit;
ad_write(mss, 0, 0xaa);
if ((tmp1 = ad_read(mss, 16)) == 0xaa) { /* Rotten bits? */
BVDDB(printf("mss_detect error - step H(%x)\n", tmp1));
goto no;
}
/* Verify that some bits of I25 are read only. */
tmp1 = ad_read(mss, 25); /* Original bits */
ad_write(mss, 25, ~tmp1); /* Invert all bits */
if ((ad_read(mss, 25) & 0xe7) == (tmp1 & 0xe7)) {
int id;
/* It's at least CS4231 */
name = "CS4231";
mss->bd_id = MD_CS4231;
/*
* It could be an AD1845 or CS4231A as well.
* CS4231 and AD1845 report the same revision info in I25
* while the CS4231A reports different.
*/
id = ad_read(mss, 25) & 0xe7;
/*
* b7-b5 = version number;
* 100 : all CS4231
* 101 : CS4231A
*
* b2-b0 = chip id;
*/
switch (id) {
case 0xa0:
name = "CS4231A";
mss->bd_id = MD_CS4231A;
break;
case 0xa2:
name = "CS4232";
mss->bd_id = MD_CS4232;
break;
case 0xb2:
/* strange: the 4231 data sheet says b4-b3 are XX
* so this should be the same as 0xa2
*/
name = "CS4232A";
mss->bd_id = MD_CS4232A;
break;
case 0x80:
/*
* It must be a CS4231 or AD1845. The register I23
* of CS4231 is undefined and it appears to be read
* only. AD1845 uses I23 for setting sample rate.
* Assume the chip is AD1845 if I23 is changeable.
*/
tmp = ad_read(mss, 23);
ad_write(mss, 23, ~tmp);
if (ad_read(mss, 23) != tmp) { /* AD1845 ? */
name = "AD1845";
mss->bd_id = MD_AD1845;
}
ad_write(mss, 23, tmp); /* Restore */
yamaha = ymf_test(dev, mss);
if (yamaha) {
mss->bd_id = MD_YM0020;
name = yamaha;
}
break;
case 0x83: /* CS4236 */
case 0x03: /* CS4236 on Intel PR440FX motherboard XXX */
name = "CS4236";
mss->bd_id = MD_CS4236;
break;
default: /* Assume CS4231 */
BVDDB(printf("unknown id 0x%02x, assuming CS4231\n", id);)
mss->bd_id = MD_CS4231;
}
}
ad_write(mss, 25, tmp1); /* Restore bits */
gotit:
BVDDB(printf("mss_detect() - Detected %s\n", name));
device_set_desc(dev, name);
isa_set_flags(dev, ((isa_get_flags(dev) & ~DV_F_DEV_MASK) |
((mss->bd_id << DV_F_DEV_SHIFT) & DV_F_DEV_MASK)));
return 0;
no:
return ENXIO;
}
static char *
ymf_test(device_t dev, struct mss_info *mss)
{
static int ports[] = {0x370, 0x310, 0x538};
int p, i, j, version;
static char *chipset[] = {
NULL, /* 0 */
"OPL3-SA2 (YMF711)", /* 1 */
"OPL3-SA3 (YMF715)", /* 2 */
"OPL3-SA3 (YMF715)", /* 3 */
"OPL3-SAx (YMF719)", /* 4 */
"OPL3-SAx (YMF719)", /* 5 */
"OPL3-SAx (YMF719)", /* 6 */
"OPL3-SAx (YMF719)", /* 7 */
};
for (p = 0; p < 3; p++) {
mss->conf_rid = 1;
mss->conf_base = bus_alloc_resource(dev,
SYS_RES_IOPORT,
&mss->conf_rid,
ports[p], ports[p] + 1, 2,
RF_ACTIVE);
if (!mss->conf_base) return 0;
/* Test the index port of the config registers */
i = port_rd(mss->conf_base, 0);
port_wr(mss->conf_base, 0, OPL3SAx_DMACONF);
j = (port_rd(mss->conf_base, 0) == OPL3SAx_DMACONF)? 1 : 0;
port_wr(mss->conf_base, 0, i);
if (!j) {
bus_release_resource(dev, SYS_RES_IOPORT,
mss->conf_rid, mss->conf_base);
mss->conf_base = 0;
continue;
}
version = conf_rd(mss, OPL3SAx_MISC) & 0x07;
return chipset[version];
}
return NULL;
}
static int
mss_doattach(device_t dev, struct mss_info *mss)
{
snddev_info *d = device_get_softc(dev);
void *ih;
int flags = isa_get_flags(dev);
char status[SND_STATUSLEN];
if (!mss_alloc_resources(mss, dev)) goto no;
mss_init(mss, dev);
if (flags & DV_F_TRUE_MSS) {
/* has IRQ/DMA registers, set IRQ and DMA addr */
static char interrupt_bits[12] =
{-1, -1, -1, -1, -1, 0x28, -1, 0x08, -1, 0x10, 0x18, 0x20};
static char pdma_bits[4] = {1, 2, -1, 3};
static char valid_rdma[4] = {1, 0, -1, 0};
char bits;
if (!mss->irq || (bits = interrupt_bits[rman_get_start(mss->irq)]) == -1)
goto no;
io_wr(mss, 0, bits | 0x40); /* config port */
if ((io_rd(mss, 3) & 0x40) == 0) device_printf(dev, "IRQ Conflict?\n");
/* Write IRQ+DMA setup */
if (pdma_bits[mss->pdma] == -1) goto no;
bits |= pdma_bits[mss->pdma];
if (mss->pdma != mss->rdma) {
if (mss->rdma == valid_rdma[mss->pdma]) bits |= 4;
else {
printf("invalid dual dma config %d:%d\n",
mss->pdma, mss->rdma);
goto no;
}
}
io_wr(mss, 0, bits);
printf("drq/irq conf %x\n", io_rd(mss, 0));
}
mixer_init(d, (mss->bd_id == MD_YM0020)? &yamaha_mixer : &mss_mixer, mss);
switch (mss->bd_id) {
#if NPNP > 0
case MD_AD1816:
bus_setup_intr(dev, mss->irq, INTR_TYPE_TTY, ad1816_intr, mss, &ih);
break;
case MD_OPTI931:
bus_setup_intr(dev, mss->irq, INTR_TYPE_TTY, opti931_intr, mss, &ih);
break;
#endif
default:
bus_setup_intr(dev, mss->irq, INTR_TYPE_TTY, mss_intr, mss, &ih);
}
if (mss->pdma == mss->rdma)
pcm_setflags(dev, pcm_getflags(dev) | SD_F_SIMPLEX);
if (bus_dma_tag_create(/*parent*/NULL, /*alignment*/2, /*boundary*/0,
/*lowaddr*/BUS_SPACE_MAXADDR_24BIT,
/*highaddr*/BUS_SPACE_MAXADDR,
/*filter*/NULL, /*filterarg*/NULL,
/*maxsize*/DSP_BUFFSIZE, /*nsegments*/1,
/*maxsegz*/0x3ffff,
/*flags*/0, &mss->parent_dmat) != 0) {
device_printf(dev, "unable to create dma tag\n");
goto no;
}
snprintf(status, SND_STATUSLEN, "at io 0x%lx irq %ld drq %d",
rman_get_start(mss->io_base), rman_get_start(mss->irq), mss->pdma);
if (mss->pdma != mss->rdma) snprintf(status + strlen(status),
SND_STATUSLEN - strlen(status), ":%d", mss->rdma);
if (pcm_register(dev, mss, 1, 1)) goto no;
pcm_addchan(dev, PCMDIR_REC, &mss_chantemplate, mss);
pcm_addchan(dev, PCMDIR_PLAY, &mss_chantemplate, mss);
pcm_setstatus(dev, status);
return 0;
no:
mss_release_resources(mss, dev);
return ENXIO;
}
static int
mss_attach(device_t dev)
{
struct mss_info *mss;
int flags = isa_get_flags(dev);
mss = (struct mss_info *)malloc(sizeof *mss, M_DEVBUF, M_NOWAIT);
if (!mss) return ENXIO;
bzero(mss, sizeof *mss);
mss->io_rid = 0;
mss->conf_rid = -1;
mss->irq_rid = 0;
mss->drq1_rid = 0;
mss->drq2_rid = -1;
if (flags & DV_F_DUAL_DMA) {
ISA_SET_RESOURCE(device_get_parent(dev), dev, SYS_RES_DRQ, 1,
flags & DV_F_DRQ_MASK, 1);
mss->drq2_rid = 1;
}
mss->bd_id = (isa_get_flags(dev) & DV_F_DEV_MASK) >> DV_F_DEV_SHIFT;
if (mss->bd_id == MD_YM0020) ymf_test(dev, mss);
return mss_doattach(dev, mss);
}
static device_method_t mss_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, mss_probe),
DEVMETHOD(device_attach, mss_attach),
{ 0, 0 }
};
static driver_t mss_driver = {
"pcm",
mss_methods,
sizeof(snddev_info),
};
DRIVER_MODULE(mss, isa, mss_driver, pcm_devclass, 0, 0);
/*
* main irq handler for the CS423x. The OPTi931 code is
* a separate one.
* The correct way to operate for a device with multiple internal
* interrupt sources is to loop on the status register and ack
* interrupts until all interrupts are served and none are reported. At
* this point the IRQ line to the ISA IRQ controller should go low
* and be raised at the next interrupt.
*
* Since the ISA IRQ controller is sent EOI _before_ passing control
* to the isr, it might happen that we serve an interrupt early, in
* which case the status register at the next interrupt should just
* say that there are no more interrupts...
*/
static void
mss_intr(void *arg)
{
struct mss_info *mss = arg;
u_char c = 0, served = 0;
int i;
DEB(printf("mss_intr\n"));
ad_read(mss, 11); /* fake read of status bits */
/* loop until there are interrupts, but no more than 10 times. */
for (i = 10; i > 0 && io_rd(mss, MSS_STATUS) & 1; i--) {
/* get exact reason for full-duplex boards */
c = FULL_DUPLEX(mss)? ad_read(mss, 24) : 0x30;
c &= ~served;
if (mss->pch.buffer->dl && (c & 0x10)) {
served |= 0x10;
chn_intr(mss->pch.channel);
}
if (mss->rch.buffer->dl && (c & 0x20)) {
served |= 0x20;
chn_intr(mss->rch.channel);
}
/* now ack the interrupt */
if (FULL_DUPLEX(mss)) ad_write(mss, 24, ~c); /* ack selectively */
else io_wr(mss, MSS_STATUS, 0); /* Clear interrupt status */
}
if (i == 10) printf("mss_intr: irq, but not from mss\n");
else if (served == 0) {
printf("mss_intr: unexpected irq with reason %x\n", c);
/*
* this should not happen... I have no idea what to do now.
* maybe should do a sanity check and restart dmas ?
*/
io_wr(mss, MSS_STATUS, 0); /* Clear interrupt status */
}
}
/*
* AD_WAIT_INIT waits if we are initializing the board and
* we cannot modify its settings
*/
static int
ad_wait_init(struct mss_info *mss, int x)
{
int arg = x, n = 0; /* to shut up the compiler... */
for (; x > 0; x--)
if ((n = io_rd(mss, MSS_INDEX)) & MSS_IDXBUSY) DELAY(10);
else return n;
printf("AD_WAIT_INIT FAILED %d 0x%02x\n", arg, n);
return n;
}
static int
ad_read(struct mss_info *mss, int reg)
{
u_long flags;
int x;
flags = spltty();
ad_wait_init(mss, 201);
x = io_rd(mss, MSS_INDEX) & ~MSS_IDXMASK;
io_wr(mss, MSS_INDEX, (u_char)(reg & MSS_IDXMASK) | x);
x = io_rd(mss, MSS_IDATA);
splx(flags);
return x;
}
static void
ad_write(struct mss_info *mss, int reg, u_char data)
{
u_long flags;
int x;
flags = spltty();
ad_wait_init(mss, 1002);
x = io_rd(mss, MSS_INDEX) & ~MSS_IDXMASK;
io_wr(mss, MSS_INDEX, (u_char)(reg & MSS_IDXMASK) | x);
io_wr(mss, MSS_IDATA, data);
splx(flags);
}
static void
ad_write_cnt(struct mss_info *mss, int reg, u_short cnt)
{
ad_write(mss, reg+1, cnt & 0xff);
ad_write(mss, reg, cnt >> 8); /* upper base must be last */
}
static void
wait_for_calibration(struct mss_info *mss)
{
int n, t;
/*
* Wait until the auto calibration process has finished.
*
* 1) Wait until the chip becomes ready (reads don't return 0x80).
* 2) Wait until the ACI bit of I11 gets on
* 3) Wait until the ACI bit of I11 gets off
*/
n = ad_wait_init(mss, 1000);
if (n & MSS_IDXBUSY) printf("mss: Auto calibration timed out(1).\n");
for (t = 100; t > 0 && (ad_read(mss, 11) & 0x20) == 0; t--) DELAY(100);
for (t = 100; t > 0 && ad_read(mss, 11) & 0x20; t--) DELAY(100);
}
static void
ad_unmute(struct mss_info *mss)
{
ad_write(mss, 6, ad_read(mss, 6) & ~I6_MUTE);
ad_write(mss, 7, ad_read(mss, 7) & ~I6_MUTE);
}
static void
ad_enter_MCE(struct mss_info *mss)
{
int prev;
mss->bd_flags |= BD_F_MCE_BIT;
ad_wait_init(mss, 203);
prev = io_rd(mss, MSS_INDEX);
prev &= ~MSS_TRD;
io_wr(mss, MSS_INDEX, prev | MSS_MCE);
}
static void
ad_leave_MCE(struct mss_info *mss)
{
u_long flags;
u_char prev;
if ((mss->bd_flags & BD_F_MCE_BIT) == 0) {
printf("--- hey, leave_MCE: MCE bit was not set!\n");
return;
}
ad_wait_init(mss, 1000);
flags = spltty();
mss->bd_flags &= ~BD_F_MCE_BIT;
prev = io_rd(mss, MSS_INDEX);
prev &= ~MSS_TRD;
io_wr(mss, MSS_INDEX, prev & ~MSS_MCE); /* Clear the MCE bit */
wait_for_calibration(mss);
splx(flags);
}
/*
* only one source can be set...
*/
static int
mss_set_recsrc(struct mss_info *mss, int mask)
{
u_char recdev;
switch (mask) {
case SOUND_MASK_LINE:
case SOUND_MASK_LINE3:
recdev = 0;
break;
case SOUND_MASK_CD:
case SOUND_MASK_LINE1:
recdev = 0x40;
break;
case SOUND_MASK_IMIX:
recdev = 0xc0;
break;
case SOUND_MASK_MIC:
default:
mask = SOUND_MASK_MIC;
recdev = 0x80;
}
ad_write(mss, 0, (ad_read(mss, 0) & 0x3f) | recdev);
ad_write(mss, 1, (ad_read(mss, 1) & 0x3f) | recdev);
return mask;
}
/* there are differences in the mixer depending on the actual sound card. */
static int
mss_mixer_set(struct mss_info *mss, int dev, int left, int right)
{
int regoffs;
mixer_tab *mix_d = (mss->bd_id == MD_OPTI931)? &opti931_devices : &mix_devices;
u_char old, val;
if ((*mix_d)[dev][LEFT_CHN].nbits == 0) {
DEB(printf("nbits = 0 for dev %d\n", dev));
return -1;
}
if ((*mix_d)[dev][RIGHT_CHN].nbits == 0) right = left; /* mono */
/* Set the left channel */
regoffs = (*mix_d)[dev][LEFT_CHN].regno;
old = val = ad_read(mss, regoffs);
/* if volume is 0, mute chan. Otherwise, unmute. */
if (regoffs != 0) val = (left == 0)? old | 0x80 : old & 0x7f;
change_bits(mix_d, &val, dev, LEFT_CHN, left);
ad_write(mss, regoffs, val);
DEB(printf("LEFT: dev %d reg %d old 0x%02x new 0x%02x\n",
dev, regoffs, old, val));
if ((*mix_d)[dev][RIGHT_CHN].nbits != 0) { /* have stereo */
/* Set the right channel */
regoffs = (*mix_d)[dev][RIGHT_CHN].regno;
old = val = ad_read(mss, regoffs);
if (regoffs != 1) val = (right == 0)? old | 0x80 : old & 0x7f;
change_bits(mix_d, &val, dev, RIGHT_CHN, right);
ad_write(mss, regoffs, val);
DEB(printf("RIGHT: dev %d reg %d old 0x%02x new 0x%02x\n",
dev, regoffs, old, val));
}
return 0; /* success */
}
/* mss_speed processes the value in play_speed finding the
* matching one. As a side effect, it returns the value to
* be written in the speed bits of the codec. It does _NOT_
* set the speed of the device (but it should!)
*/
static int
mss_speed(struct mss_chinfo *ch, int speed)
{
struct mss_info *mss = ch->parent;
/*
* In the CS4231, the low 4 bits of I8 are used to hold the
* sample rate. Only a fixed number of values is allowed. This
* table lists them. The speed-setting routines scans the table
* looking for the closest match. This is the only supported method.
*
* In the CS4236, there is an alternate metod (which we do not
* support yet) which provides almost arbitrary frequency setting.
* In the AD1845, it looks like the sample rate can be
* almost arbitrary, and written directly to a register.
* In the OPTi931, there is a SB command which provides for
* almost arbitrary frequency setting.
*
*/
ad_enter_MCE(mss);
if (mss->bd_id == MD_AD1845) { /* Use alternate speed select regs */
ad_write(mss, 22, (speed >> 8) & 0xff); /* Speed MSB */
ad_write(mss, 23, speed & 0xff); /* Speed LSB */
/* XXX must also do something in I27 for the ad1845 */
} else {
int i, sel = 0; /* assume entry 0 does not contain -1 */
static int speeds[] =
{8000, 5512, 16000, 11025, 27429, 18900, 32000, 22050,
-1, 37800, -1, 44100, 48000, 33075, 9600, 6615};
for (i = 1; i < 16; i++)
if (speeds[i] > 0 &&
abs(speed-speeds[i]) < abs(speed-speeds[sel])) sel = i;
speed = speeds[sel];
ad_write(mss, 8, (ad_read(mss, 8) & 0xf0) | sel);
}
ad_leave_MCE(mss);
return speed;
}
/*
* mss_format checks that the format is supported (or defaults to AFMT_U8)
* and returns the bit setting for the 1848 register corresponding to
* the desired format.
*
* fixed lr970724
*/
static int
mss_format(struct mss_chinfo *ch, u_int32_t format)
{
struct mss_info *mss = ch->parent;
int i, arg = format & ~AFMT_STEREO;
/*
* The data format uses 3 bits (just 2 on the 1848). For each
* bit setting, the following array returns the corresponding format.
* The code scans the array looking for a suitable format. In
* case it is not found, default to AFMT_U8 (not such a good
* choice, but let's do it for compatibility...).
*/
static int fmts[] =
{AFMT_U8, AFMT_MU_LAW, AFMT_S16_LE, AFMT_A_LAW,
-1, AFMT_IMA_ADPCM, AFMT_U16_BE, -1};
for (i = 0; i < 8; i++) if (arg == fmts[i]) break;
arg = i << 1;
if (format & AFMT_STEREO) arg |= 1;
arg <<= 4;
ad_enter_MCE(mss);
ad_write(mss, 8, (ad_read(mss, 8) & 0x0f) | arg);
if (FULL_DUPLEX(mss)) ad_write(mss, 28, arg); /* capture mode */
ad_leave_MCE(mss);
return format;
}
static int
mss_trigger(struct mss_chinfo *ch, int go)
{
struct mss_info *mss = ch->parent;
u_char m;
int retry, wr, cnt;
wr = (ch->dir == PCMDIR_PLAY)? 1 : 0;
m = ad_read(mss, 9);
switch (go) {
case PCMTRIG_START:
cnt = (ch->buffer->dl / ch->buffer->sample_size) - 1;
DEB(if (m & 4) printf("OUCH! reg 9 0x%02x\n", m););
m |= wr? I9_PEN : I9_CEN; /* enable DMA */
ad_write_cnt(mss, (wr || !FULL_DUPLEX(mss))? 14 : 30, cnt);
break;
case PCMTRIG_STOP:
case PCMTRIG_ABORT: /* XXX check this... */
m &= ~(wr? I9_PEN : I9_CEN); /* Stop DMA */
#if 0
/*
* try to disable DMA by clearing count registers. Not sure it
* is needed, and it might cause false interrupts when the
* DMA is re-enabled later.
*/
ad_write_cnt(mss, (wr || !FULL_DUPLEX(mss))? 14 : 30, 0);
#endif
}
/* on the OPTi931 the enable bit seems hard to set... */
for (retry = 10; retry > 0; retry--) {
ad_write(mss, 9, m);
if (ad_read(mss, 9) == m) break;
}
if (retry == 0) printf("start dma, failed to set bit 0x%02x 0x%02x\n",
m, ad_read(mss, 9));
return 0;
}
#if NPNP > 0
static int
pnpmss_probe(device_t dev)
{
char *s = NULL;
u_int32_t logical_id = isa_get_logicalid(dev);
u_int32_t vend_id = isa_get_vendorid(dev);
u_int32_t id = vend_id & 0xff00ffff;
switch (logical_id) {
case 0x0000630e: /* CSC0000 */
if (id == 0x3700630e) s = "CS4237";
else if (id == 0x2500630e) s = "CS4235";
else if (id == 0x3600630e) s = "CS4236";
else if (id == 0x3500630e) s = "CS4236B";
else if (id == 0x3200630e) s = "CS4232";
else s = "Unknown CS";
break;
case 0x2100a865: /* YMH0021 */
if (id == 0x2000a865) s = "Yamaha SA2";
else if (id == 0x3000a865) s = "Yamaha SA3";
else if (id == 0x0000a865) s = "Yamaha YMF719 OPL-SA3";
else s = "Yamaha OPL-SAx";
break;
case 0x1110d315: /* ENS1011 */
s = "ENSONIQ SoundscapeVIVO";
break;
case 0x80719304: /* ADS7180 */
s = "Terratec Soundsystem BASE 1";
break;
case 0x1093143e: /* OPT9310 */
s = "OPTi931";
break;
case 0x5092143e: /* OPT9250 XXX guessing */
s = "OPTi925";
break;
case 0x0000561e:
s = "GusPnP";
break;
case 0x01000000:
if (vend_id == 0x0100a90d) s = "CMI8330";
break;
}
if (s) {
device_set_desc(dev, s);
return 0;
}
return ENXIO;
}
static int
pnpmss_attach(device_t dev)
{
struct mss_info *mss;
u_int32_t vend_id = isa_get_vendorid(dev);
mss = (struct mss_info *)malloc(sizeof *mss, M_DEVBUF, M_NOWAIT);
if (!mss) return ENXIO;
bzero(mss, sizeof *mss);
mss->io_rid = 0;
mss->conf_rid = -1;
mss->irq_rid = 0;
mss->drq1_rid = 0;
mss->drq2_rid = 1;
switch (vend_id & 0xff00ffff) {
case 0x1100b250: /* terratec */
case 0x50009304: /* generic ad1815 */
mss->io_rid = 2;
mss->bd_id = MD_AD1816;
break;
case 0x2000a865: /* Yamaha SA2 */
case 0x3000a865: /* Yamaha SA3 */
case 0x0000a865: /* Yamaha YMF719 SA3 */
mss->io_rid = 1;
mss->conf_rid = 4;
mss->bd_id = MD_YM0020;
break;
case 0x8100d315: /* ENSONIQ SoundscapeVIVO */
mss->io_rid = 1;
mss->bd_id = MD_VIVO;
break;
case 0x3700630e: /* CS4237 */
case 0x2500630e: /* AOpen AW37, CS4235 */
mss->bd_flags |= BD_F_MSS_OFFSET;
mss->bd_id = MD_CS4237;
break;
case 0x3500630e: /* CS4236B */
case 0x3600630e: /* CS4236 */
mss->bd_flags |= BD_F_MSS_OFFSET;
mss->bd_id = MD_CS4236;
break;
case 0x3100143e: /* opti931 */
mss->bd_flags |= BD_F_MSS_OFFSET;
mss->conf_rid = 3;
mss->bd_id = MD_OPTI931;
break;
case 0x2500143e: /* opti925 */
mss->io_rid = 1;
mss->conf_rid = 3;
mss->bd_id = MD_OPTI925;
break;
case 0x0100561e: /* guspnp */
mss->io_rid = 2;
mss->conf_rid = 1;
mss->drq1_rid = 1;
mss->drq2_rid = 0;
mss->bd_id = MD_GUSPNP;
break;
default:
mss->bd_flags |= BD_F_MSS_OFFSET;
mss->bd_id = MD_CS4232;
break;
}
return mss_doattach(dev, mss);
}
static device_method_t pnpmss_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, pnpmss_probe),
DEVMETHOD(device_attach, pnpmss_attach),
{ 0, 0 }
};
static driver_t pnpmss_driver = {
"pcm",
pnpmss_methods,
sizeof(snddev_info),
};
DRIVER_MODULE(pnpmss, isa, pnpmss_driver, pcm_devclass, 0, 0);
/*
* the opti931 seems to miss interrupts when working in full
* duplex, so we try some heuristics to catch them.
*/
static void
opti931_intr(void *arg)
{
struct mss_info *mss = (struct mss_info *)arg;
u_char masked = 0, i11, mc11, c = 0;
u_char reason; /* b0 = playback, b1 = capture, b2 = timer */
int loops = 10;
#if 0
reason = io_rd(mss, MSS_STATUS);
if (!(reason & 1)) {/* no int, maybe a shared line ? */
printf("intr: flag 0, mcir11 0x%02x\n", ad_read(mss, 11));
return;
}
#endif
i11 = ad_read(mss, 11); /* XXX what's for ? */
again:
c = mc11 = FULL_DUPLEX(mss)? conf_rd(mss, 11) : 0xc;
mc11 &= 0x0c;
if (c & 0x10) {
DEB(printf("Warning: CD interrupt\n");)
mc11 |= 0x10;
}
if (c & 0x20) {
DEB(printf("Warning: MPU interrupt\n");)
mc11 |= 0x20;
}
if (mc11 & masked) printf("irq reset failed, mc11 0x%02x, 0x%02x\n",
mc11, masked);
masked |= mc11;
/*
* the nice OPTi931 sets the IRQ line before setting the bits in
* mc11. So, on some occasions I have to retry (max 10 times).
*/
if (mc11 == 0) { /* perhaps can return ... */
reason = io_rd(mss, MSS_STATUS);
if (reason & 1) {
DEB(printf("one more try...\n");)
if (--loops) goto again;
else DDB(printf("intr, but mc11 not set\n");)
}
if (loops == 0) printf("intr, nothing in mcir11 0x%02x\n", mc11);
return;
}
if (mss->rch.buffer->dl && (mc11 & 8)) chn_intr(mss->rch.channel);
if (mss->pch.buffer->dl && (mc11 & 4)) chn_intr(mss->pch.channel);
conf_wr(mss, 11, ~mc11); /* ack */
if (--loops) goto again;
DEB(printf("xxx too many loops\n");)
}
static void
ad1816_intr(void *arg)
{
struct mss_info *mss = (struct mss_info *)arg;
unsigned char c, served = 0;
/* get interupt status */
c = io_rd(mss, AD1816_INT);
/* check for stray interupts */
if (c & ~(AD1816_INTRCI | AD1816_INTRPI)) {
printf("pcm: stray int (%x)\n", c);
c &= AD1816_INTRCI | AD1816_INTRPI;
}
/* check for capture interupt */
if (mss->rch.buffer->dl && (c & AD1816_INTRCI)) {
chn_intr(mss->rch.channel);
served |= AD1816_INTRCI; /* cp served */
}
/* check for playback interupt */
if (mss->pch.buffer->dl && (c & AD1816_INTRPI)) {
chn_intr(mss->pch.channel);
served |= AD1816_INTRPI; /* pb served */
}
if (served == 0) {
/* this probably means this is not a (working) ad1816 chip, */
/* or an error in dma handling */
printf("pcm: int without reason (%x)\n", c);
c = 0;
} else c &= ~served;
io_wr(mss, AD1816_INT, c);
c = io_rd(mss, AD1816_INT);
if (c != 0) printf("pcm: int clear failed (%x)\n", c);
}
static int
ad1816_wait_init(struct mss_info *mss, int x)
{
int n = 0; /* to shut up the compiler... */
for (; x--;)
if ((n = (io_rd(mss, AD1816_ALE) & AD1816_BUSY)) == 0) DELAY(10);
else return n;
printf("ad1816_wait_init failed 0x%02x.\n", n);
return -1;
}
static unsigned short
ad1816_read(struct mss_info *mss, unsigned int reg)
{
int flags;
u_short x = 0;
/* we don't want to be blocked here */
flags = spltty();
if (ad1816_wait_init(mss, 100) == -1) return 0;
io_wr(mss, AD1816_ALE, 0);
io_wr(mss, AD1816_ALE, (reg & AD1816_ALEMASK));
if (ad1816_wait_init(mss, 100) == -1) return 0;
x = (io_rd(mss, AD1816_HIGH) << 8) | io_rd(mss, AD1816_LOW);
splx(flags);
return x;
}
static void
ad1816_write(struct mss_info *mss, unsigned int reg, unsigned short data)
{
int flags;
flags = spltty();
if (ad1816_wait_init(mss, 100) == -1) return;
io_wr(mss, AD1816_ALE, (reg & AD1816_ALEMASK));
io_wr(mss, AD1816_LOW, (data & 0x000000ff));
io_wr(mss, AD1816_HIGH, (data & 0x0000ff00) >> 8);
splx(flags);
}
/* only one rec source is possible */
static int
ad1816_set_recsrc(struct mss_info *mss, int mask)
{
int dev;
switch (mask) {
case SOUND_MASK_LINE:
case SOUND_MASK_LINE3:
dev = 0x00;
break;
case SOUND_MASK_CD:
case SOUND_MASK_LINE1:
dev = 0x20;
break;
case SOUND_MASK_MIC:
default:
dev = 0x50;
mask = SOUND_MASK_MIC;
}
dev |= dev << 8;
ad1816_write(mss, 20, (ad1816_read(mss, 20) & ~0x7070) | dev);
return mask;
}
#define AD1816_MUTE 31 /* value for mute */
static int
ad1816_mixer_set(struct mss_info *mss, int dev, int left, int right)
{
u_short reg = 0;
/* Scale volumes */
left = AD1816_MUTE - (AD1816_MUTE * left) / 100;
right = AD1816_MUTE - (AD1816_MUTE * right) / 100;
reg = (left << 8) | right;
/* do channel selective muting if volume is zero */
if (left == AD1816_MUTE) reg |= 0x8000;
if (right == AD1816_MUTE) reg |= 0x0080;
switch (dev) {
case SOUND_MIXER_VOLUME: /* Register 14 master volume */
ad1816_write(mss, 14, reg);
break;
case SOUND_MIXER_CD: /* Register 15 cd */
case SOUND_MIXER_LINE1:
ad1816_write(mss, 15, reg);
break;
case SOUND_MIXER_SYNTH: /* Register 16 synth */
ad1816_write(mss, 16, reg);
break;
case SOUND_MIXER_PCM: /* Register 4 pcm */
ad1816_write(mss, 4, reg);
break;
case SOUND_MIXER_LINE:
case SOUND_MIXER_LINE3: /* Register 18 line in */
ad1816_write(mss, 18, reg);
break;
case SOUND_MIXER_MIC: /* Register 19 mic volume */
ad1816_write(mss, 19, reg & ~0xff); /* mic is mono */
break;
case SOUND_MIXER_IGAIN:
/* and now to something completely different ... */
ad1816_write(mss, 20, ((ad1816_read(mss, 20) & ~0x0f0f)
| (((AD1816_MUTE - left) / 2) << 8) /* four bits of adc gain */
| ((AD1816_MUTE - right) / 2)));
break;
default:
printf("ad1816_mixer_set(): unknown device.\n");
break;
}
return 0; /* success */
}
static int
ad1816_trigger(struct mss_chinfo *ch, int go)
{
int wr, reg;
struct mss_info *mss = ch->parent;
wr = (ch->dir == PCMDIR_PLAY);
reg = wr? AD1816_PLAY : AD1816_CAPT;
switch (go) {
case PCMTRIG_START:
/* start only if not already running */
if (!(io_rd(mss, reg) & AD1816_ENABLE)) {
int cnt = ((ch->buffer->dl) >> 2) - 1;
ad1816_write(mss, wr? 8 : 10, cnt); /* count */
ad1816_write(mss, 1, ad1816_read(mss, 1) |
(wr? 0x8000 : 0x4000)); /* enable int */
/* enable playback */
io_wr(mss, reg, io_rd(mss, reg) | AD1816_ENABLE);
if (!(io_rd(mss, reg) & AD1816_ENABLE))
printf("ad1816: failed to start %s DMA!\n",
wr? "play" : "rec");
}
break;
case PCMTRIG_STOP:
case PCMTRIG_ABORT: /* XXX check this... */
/* we don't test here if it is running... */
if (wr) {
ad1816_write(mss, 1, ad1816_read(mss, 1) &
~(wr? 0x8000 : 0x4000));
/* disable int */
io_wr(mss, reg, io_rd(mss, reg) & ~AD1816_ENABLE);
/* disable playback */
if (io_rd(mss, reg) & AD1816_ENABLE)
printf("ad1816: failed to stop %s DMA!\n",
wr? "play" : "rec");
ad1816_write(mss, wr? 8 : 10, 0); /* reset base cnt */
ad1816_write(mss, wr? 9 : 11, 0); /* reset cur cnt */
}
break;
}
return 0;
}
static int
ad1816_speed(struct mss_chinfo *ch, u_int32_t speed)
{
struct mss_info *mss = ch->parent;
RANGE(speed, 4000, 55200);
ad1816_write(mss, (ch->dir == PCMDIR_PLAY)? 2 : 3, speed);
return speed;
}
static int
ad1816_format(struct mss_chinfo *ch, u_int32_t format)
{
struct mss_info *mss = ch->parent;
int fmt = AD1816_U8, reg;
if (ch->dir == PCMDIR_PLAY) {
reg = AD1816_PLAY;
ad1816_write(mss, 8, 0x0000); /* reset base and current counter */
ad1816_write(mss, 9, 0x0000); /* for playback and capture */
} else {
reg = AD1816_CAPT;
ad1816_write(mss, 10, 0x0000);
ad1816_write(mss, 11, 0x0000);
}
switch (format & ~AFMT_STEREO) {
case AFMT_A_LAW:
fmt = AD1816_ALAW;
break;
case AFMT_MU_LAW:
fmt = AD1816_MULAW;
break;
case AFMT_S16_LE:
fmt = AD1816_S16LE;
break;
case AFMT_S16_BE:
fmt = AD1816_S16BE;
break;
case AFMT_U8:
fmt = AD1816_U8;
break;
}
if (format & AFMT_STEREO) fmt |= AD1816_STEREO;
io_wr(mss, reg, fmt);
return format;
}
#endif /* NPNP > 0 */
static int
mssmix_init(snd_mixer *m)
{
struct mss_info *mss = mix_getdevinfo(m);
mix_setdevs(m, MODE2_MIXER_DEVICES);
mix_setrecdevs(m, MSS_REC_DEVICES);
switch(mss->bd_id) {
case MD_AD1816:
mix_setdevs(m, AD1816_MIXER_DEVICES);
mix_setrecdevs(m, AD1816_REC_DEVICES);
break;
case MD_OPTI931:
mix_setdevs(m, OPTI931_MIXER_DEVICES);
ad_write(mss, 20, 0x88);
ad_write(mss, 21, 0x88);
break;
case MD_AD1848:
mix_setdevs(m, MODE1_MIXER_DEVICES);
break;
case MD_GUSPNP:
/* this is only necessary in mode 3 ... */
ad_write(mss, 22, 0x88);
ad_write(mss, 23, 0x88);
break;
}
return 0;
}
static int
mssmix_set(snd_mixer *m, unsigned dev, unsigned left, unsigned right)
{
struct mss_info *mss = mix_getdevinfo(m);
#if NPNP > 0
if (mss->bd_id == MD_AD1816) ad1816_mixer_set(mss, dev, left, right); else
#endif
mss_mixer_set(mss, dev, left, right);
return left | (right << 8);
}
static int
mssmix_setrecsrc(snd_mixer *m, u_int32_t src)
{
struct mss_info *mss = mix_getdevinfo(m);
#if NPNP > 0
if (mss->bd_id == MD_AD1816) src = ad1816_set_recsrc(mss, src); else
#endif
src = mss_set_recsrc(mss, src);
return src;
}
static int
ymmix_init(snd_mixer *m)
{
struct mss_info *mss = mix_getdevinfo(m);
mssmix_init(m);
mix_setdevs(m, mix_getdevs(m) | SOUND_MASK_VOLUME | SOUND_MASK_MIC);
/* Set master volume */
conf_wr(mss, OPL3SAx_VOLUMEL, 7);
conf_wr(mss, OPL3SAx_VOLUMER, 7);
return 0;
}
static int
ymmix_set(snd_mixer *m, unsigned dev, unsigned left, unsigned right)
{
struct mss_info *mss = mix_getdevinfo(m);
int t;
switch (dev) {
case SOUND_MIXER_VOLUME:
if (left) t = 15 - (left * 15) / 100;
else t = 0x80; /* mute */
conf_wr(mss, OPL3SAx_VOLUMEL, t);
if (right) t = 15 - (right * 15) / 100;
else t = 0x80; /* mute */
conf_wr(mss, OPL3SAx_VOLUMER, t);
break;
case SOUND_MIXER_MIC:
t = left;
if (left) t = 31 - (left * 31) / 100;
else t = 0x80; /* mute */
conf_wr(mss, OPL3SAx_MIC, t);
break;
case SOUND_MIXER_BASS:
case SOUND_MIXER_TREBLE:
/* Later maybe */
default:
mss_mixer_set(mss, dev, left, right);
}
return left | (right << 8);
}
static int
ymmix_setrecsrc(snd_mixer *m, u_int32_t src)
{
struct mss_info *mss = mix_getdevinfo(m);
src = mss_set_recsrc(mss, src);
return src;
}
/* channel interface */
static void *
msschan_init(void *devinfo, snd_dbuf *b, pcm_channel *c, int dir)
{
struct mss_info *mss = devinfo;
struct mss_chinfo *ch = (dir == PCMDIR_PLAY)? &mss->pch : &mss->rch;
ch->parent = mss;
ch->channel = c;
ch->buffer = b;
ch->buffer->bufsize = DSP_BUFFSIZE;
if (chn_allocbuf(ch->buffer, mss->parent_dmat) == -1) return NULL;
return ch;
}
static int
msschan_setdir(void *data, int dir)
{
struct mss_chinfo *ch = data;
ch->buffer->chan = (dir == PCMDIR_PLAY)? ch->parent->pdma : ch->parent->rdma;
ch->dir = dir;
return 0;
}
static int
msschan_setformat(void *data, u_int32_t format)
{
struct mss_chinfo *ch = data;
#if NPNP > 0
if (ch->parent->bd_id == MD_AD1816) ad1816_format(ch, format); else
#endif
mss_format(ch, format);
return 0;
}
static int
msschan_setspeed(void *data, u_int32_t speed)
{
struct mss_chinfo *ch = data;
#if NPNP > 0
if (ch->parent->bd_id == MD_AD1816) return ad1816_speed(ch, speed); else
#endif
return mss_speed(ch, speed);
}
static int
msschan_setblocksize(void *data, u_int32_t blocksize)
{
return blocksize;
}
static int
msschan_trigger(void *data, int go)
{
struct mss_chinfo *ch = data;
buf_isadma(ch->buffer, go);
#if NPNP > 0
if (ch->parent->bd_id == MD_AD1816) ad1816_trigger(ch, go); else
#endif
mss_trigger(ch, go);
return 0;
}
static int
msschan_getptr(void *data)
{
struct mss_chinfo *ch = data;
return buf_isadmaptr(ch->buffer);
}
static pcmchan_caps *
msschan_getcaps(void *data)
{
struct mss_chinfo *ch = data;
switch(ch->parent->bd_id) {
case MD_OPTI931:
return &opti931_caps;
break;
case MD_GUSPNP:
return &guspnp_caps;
break;
case MD_AD1816:
return &ad1816_caps;
break;
default:
return &mss_caps;
break;
}
}
#endif /* NPCM > 0 */
Reference in New Issue View Git Blame Copy Permalink