1cfd836f65
- Enable WB cache via CCR2 and CR0. - Set the need_pre_dma_flush when the CPU_I486_ON_386 option is defined. Submitted by: Kaho Toshikazu <kaho@elam.kais.kyoto-u.ac.jp>