kevlo ad6bad8ed6 __CPU_XSCALE_PXA2XX -> CPU_XSCALE_PXA2X0

2007-11-01 10:01:15 +00:00

..

_bus.h

…

_inttypes.h

…

_limits.h

…

_stdint.h

…

_types.h

…

armreg.h

Merge definitions for ARM9E, ARM10 and ARM11 processors from p4 (which

2007-10-18 05:06:58 +00:00

asm.h

Define _ARM_ARCH_5E too, so that we know if pld/strd/ldrd are available.

2007-10-13 12:04:10 +00:00

asmacros.h

Twist the RAS logic a bit to avoid branching.

2007-09-22 14:23:52 +00:00

atomic.h

…

blockio.h

…

bootconfig.h

…

bus_dma.h

…

bus.h

…

clock.h

…

cpu.h

…

cpuconf.h

__CPU_XSCALE_PXA2XX -> CPU_XSCALE_PXA2X0

2007-11-01 10:01:15 +00:00

cpufunc.h

Merge support from p4 (from NetBSD) for arm9e and arm10, arm11 cores. Not

2007-10-18 05:33:06 +00:00

db_machdep.h

…

disassem.h

…

elf.h

…

endian.h

In __bswap16_var(), make sure the 16 upper bits are cleared; while

2007-09-09 11:58:38 +00:00

exec.h

…

fiq.h

…

float.h

…

floatingpoint.h

…

fp.h

…

frame.h

…

gdb_machdep.h

…

ieee.h

…

ieeefp.h

…

in_cksum.h

…

intr.h

The iop34x has 128 interrupts.

2007-06-16 15:03:33 +00:00

katelib.h

…

kdb.h

Add kdb_cpu_sync_icache(), intended to synchronize instruction

2007-06-09 21:55:17 +00:00

limits.h

…

machdep.h

…

md_var.h

…

memdev.h

…

metadata.h

…

mutex.h

…

param.h

…

pcb.h

…

pcpu.h

- PCPU_ADD is no longer spelled with LAZY_ in the middle.

2007-06-06 23:23:47 +00:00

pmap.h

Properly handle supersections.

2007-07-27 14:45:04 +00:00

pmc_mdep.h

…

proc.h

…

profile.h

Use __mcount() instead of _mcount() to reduce diffs with NetBSD.

2007-05-19 16:20:37 +00:00

psl.h

…

pte.h

Fix the cache mode description.

2007-07-27 14:45:33 +00:00

ptrace.h

…

reg.h

…

reloc.h

…

resource.h

…

runq.h

…

setjmp.h

…

sf_buf.h

…

sigframe.h

…

signal.h

…

smp.h

…

stdarg.h

…

swi.h

…

sysarch.h

…

trap.h

…

ucontext.h

…

undefined.h

…

utrap.h

…

vmparam.h

Change the management of cached pages (PQ_CACHE) in two fundamental

2007-09-25 06:25:06 +00:00