ab53b2929f
Xilinx Ultrascale+ are based on Cortex-A53 and use existing UART driver (uart_dev_cdnc). Enable it in arm64 GENERIC config. Submitted by: Michal Stanek <mst@semihalf.com> Obtained from: Semihalf |
||
---|---|---|
.. | ||
files.zynq7 | ||
std.zynq7 | ||
uart_dev_cdnc.c | ||
zy7_devcfg.c | ||
zy7_ehci.c | ||
zy7_gpio.c | ||
zy7_l2cache.c | ||
zy7_machdep.c | ||
zy7_machdep.h | ||
zy7_mp.c | ||
zy7_reg.h | ||
zy7_slcr.c | ||
zy7_slcr.h |