d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
21c85d9d3b
freebsd-skq/sys/dev/usb/controller
History
Hans Petter Selasky 21c85d9d3b Multiple fixes and improvements: 
- Put "_LE_" into the register access macros to indicate little endian
byte order is expected by the hardware.
- Avoid using the bounce buffer when not strictly needed. Try to move
data directly using bus-space functions first.
- Ensure we preserve the reserved bits in the power down mode
register. Else the hardware goes into a non-recoverable state.
- Always use 32-bit access when writing or reading registers or FIFOs,
because the hardware is 32-bit oriented and don't really understand 8-
and 16-bit access.
- Correct writes to the memory address register. There is no need to
shift the register offset.
- Correct interval for interrupt endpoints.
- Optimise 90ns internal memory buffer read delay.
- Rename PDT into PTD, which is how the datasheet writes it.
- Add missing programming for activating host controller PTDs.

Sponsored by:	DARPA, AFRL
2014-05-27 10:01:19 +00:00
..
at91dci_atmelarm.c Remove FreeBSD 6 support 2014-02-08 04:29:36 +00:00
at91dci_fdt.c Add device and gadget bindings for fdt. These are preliminary and will 2014-02-28 03:00:31 +00:00
at91dci.c - Isochronous transfers should use the alternate next transfer 2014-05-13 13:46:38 +00:00
at91dci.h
atmegadci_atmelarm.c
atmegadci.c - Isochronous transfers should use the alternate next transfer 2014-05-13 13:46:38 +00:00
atmegadci.h
avr32dci.c - Isochronous transfers should use the alternate next transfer 2014-05-13 13:46:38 +00:00
avr32dci.h
dwc_otg_fdt.c - Add softc pointer argument to FIFO functions as an optimisation. 2014-05-18 09:13:29 +00:00
dwc_otg.c - Add softc pointer argument to FIFO functions as an optimisation. 2014-05-18 09:13:29 +00:00
dwc_otg.h - Add softc pointer argument to FIFO functions as an optimisation. 2014-05-18 09:13:29 +00:00
dwc_otgreg.h Multiple DWC OTG host mode related fixes and improvements: 2014-05-09 14:23:06 +00:00
ehci_fsl.c Follow r261352 by updating all drivers which are children of simplebus 2014-02-02 19:17:28 +00:00
ehci_imx.c Stop calling imx51_ccm_foo() clock functions from imx6 code. Instead 2014-04-26 16:48:09 +00:00
ehci_ixp4xx.c
ehci_mv.c Follow r261352 by updating all drivers which are children of simplebus 2014-02-02 19:17:28 +00:00
ehci_pci.c Add some more IDs for Intel ATA, AHCI and USB controllers. 2013-11-15 10:28:59 +00:00
ehci.c Issue doorbell twice before finally freeing the DMA descriptors. This 2014-02-12 08:04:38 +00:00
ehci.h Fix undefined behavior: (1 << 31) is not defined as 1 is an int and this 2013-11-30 22:17:27 +00:00
ehcireg.h
musb_otg_atmelarm.c - Add initial host mode support for Mentor Graphics USB OTG controller 2013-07-07 04:18:35 +00:00
musb_otg.c - Isochronous transfers should use the alternate next transfer 2014-05-13 13:46:38 +00:00
musb_otg.h Correct programming of XXX_MAXP register. This register is 16-bit wide 2013-10-15 17:11:13 +00:00
ohci_atmelarm.c Remove FreeBSD 6 support 2014-02-08 04:29:36 +00:00
ohci_fdt.c Add device and gadget bindings for fdt. These are preliminary and will 2014-02-28 03:00:31 +00:00
ohci_pci.c Fix some USB controller names according to pciconf output. 2013-08-17 06:29:45 +00:00
ohci_s3c24x0.c
ohci.c USB method structures for USB controllers and USB pipes should be 2013-12-11 13:20:32 +00:00
ohci.h
ohcireg.h
saf1761_otg_fdt.c Rename "saf1761_dci_xxx" into "saf1761_otg_xxx" to reflect that this 2014-05-16 15:50:21 +00:00
saf1761_otg_reg.h Multiple fixes and improvements: 2014-05-27 10:01:19 +00:00
saf1761_otg.c Multiple fixes and improvements: 2014-05-27 10:01:19 +00:00
saf1761_otg.h Multiple fixes and improvements: 2014-05-27 10:01:19 +00:00
uhci_pci.c
uhci.c Separate I/O errors from reception of STALL PID. 2014-01-13 15:06:03 +00:00
uhci.h
uhcireg.h
usb_controller.c - Add softc pointer argument to FIFO functions as an optimisation. 2014-05-18 09:13:29 +00:00
uss820dci_atmelarm.c
uss820dci.c - Isochronous transfers should use the alternate next transfer 2014-05-13 13:46:38 +00:00
uss820dci.h
xhci_pci.c Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel 2014-04-27 15:41:44 +00:00
xhci.c - Fix a bug where the TLBPC value was forced to being odd for IN 2014-05-22 11:58:15 +00:00
xhci.h Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel 2014-04-27 15:41:44 +00:00
xhcireg.h Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel 2014-04-27 15:41:44 +00:00