Alexander Motin 07d925fa2f Use relaxed (write-only) memory barriers when writing some of queue index
registers (for now on ISP2400+).  We never read those registers back and
AFAIK their semantics does not require any immediate reaction on write.
2013-11-10 23:48:16 +00:00
..
2011-11-11 22:27:09 +00:00
2012-07-28 20:06:29 +00:00
2012-07-28 20:06:29 +00:00
2012-07-28 20:06:29 +00:00
2012-07-28 20:06:29 +00:00
2012-07-28 20:06:29 +00:00