adrian 63f525812c Sign-extend the 48-bit AMD PMC counter before treating it to a 64-bit ... 2's compliment. The 2's compliment transform is done so a "count down" sampling interval can be converted into a "count up" PMC value. a 2's complimented 'count down' value is written to the PMC counter; then the read-back counter is reverted via another 2's compliment. PR: kern/121660 Reviewed by: jkoshy Approved by: jkoshy MFC after: 1 week		2008-03-18 08:39:11 +00:00
..
hwpmc_amd.c	Sign-extend the 48-bit AMD PMC counter before treating it to a 64-bit	2008-03-18 08:39:11 +00:00
hwpmc_amd.h
hwpmc_arm.c	Add stub functions to unbreak LINT.	2007-12-07 17:21:53 +00:00
hwpmc_ia64.c	Add stub functions to unbreak LINT.	2007-12-07 17:21:53 +00:00
hwpmc_logging.c	Kernel and hwpmc(4) support for callchain capture.	2007-12-07 08:20:17 +00:00
hwpmc_mod.c	VOP_LOCK1() (and so VOP_LOCK()) and VOP_UNLOCK() are only used in	2008-01-13 14:44:15 +00:00
hwpmc_pentium.c
hwpmc_pentium.h
hwpmc_piv.c	Kernel and hwpmc(4) support for callchain capture.	2007-12-07 08:20:17 +00:00
hwpmc_piv.h
hwpmc_powerpc.c	Add stub functions to unbreak LINT.	2007-12-07 17:21:53 +00:00
hwpmc_ppro.c	Kernel and hwpmc(4) support for callchain capture.	2007-12-07 08:20:17 +00:00
hwpmc_ppro.h
hwpmc_sparc64.c	Add stub functions to unbreak LINT.	2007-12-07 17:21:53 +00:00
hwpmc_x86.c	Kernel and hwpmc(4) support for callchain capture.	2007-12-07 08:20:17 +00:00
pmc_events.h	Correct a typo.	2008-03-14 06:16:18 +00:00