38c52cfdc1
1ms. Since we switched to memory register mapping make sure to flush PCI posted write by reading the register again. While I'm here add additional delays in loop while driver waits the completion of the reset. |
||
---|---|---|
.. | ||
if_ste.c | ||
if_stereg.h |