3bb796bc2c
for later Cortex-A CPUs that support the Multiprocessor Extensions. This will be needed to support both in a single GENERIC kernel while still being able to only build for a single SoC. Reviewed by: mmel Relnotes: yes Sponsored by: ABT Systems Ltd Differential Revision: https://reviews.freebsd.org/D8138
119 lines
3.8 KiB
C
119 lines
3.8 KiB
C
/* $NetBSD: intr.h,v 1.7 2003/06/16 20:01:00 thorpej Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1997 Mark Brinicombe.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Mark Brinicombe
|
|
* for the NetBSD Project.
|
|
* 4. The name of the company nor the name of the author may be used to
|
|
* endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#ifndef _MACHINE_INTR_H_
|
|
#define _MACHINE_INTR_H_
|
|
|
|
#ifdef FDT
|
|
#include <dev/ofw/openfirm.h>
|
|
#endif
|
|
|
|
#ifdef INTRNG
|
|
|
|
#ifndef NIRQ
|
|
#define NIRQ 1024 /* XXX - It should be an option. */
|
|
#endif
|
|
|
|
#include <sys/intr.h>
|
|
|
|
#ifdef SMP
|
|
typedef void intr_ipi_send_t(void *, cpuset_t, u_int);
|
|
typedef void intr_ipi_handler_t(void *);
|
|
|
|
void intr_ipi_dispatch(u_int, struct trapframe *);
|
|
void intr_ipi_send(cpuset_t, u_int);
|
|
|
|
void intr_ipi_setup(u_int, const char *, intr_ipi_handler_t *, void *,
|
|
intr_ipi_send_t *, void *);
|
|
|
|
int intr_pic_ipi_setup(u_int, const char *, intr_ipi_handler_t *, void *);
|
|
#endif
|
|
#else /* INTRNG */
|
|
|
|
/* XXX move to std.* files? */
|
|
#ifdef CPU_XSCALE_81342
|
|
#define NIRQ 128
|
|
#elif defined(CPU_XSCALE_PXA2X0)
|
|
#include <arm/xscale/pxa/pxareg.h>
|
|
#define NIRQ IRQ_GPIO_MAX
|
|
#elif defined(SOC_MV_DISCOVERY)
|
|
#define NIRQ 96
|
|
#elif defined(CPU_ARM9) || defined(SOC_MV_KIRKWOOD) || \
|
|
defined(CPU_XSCALE_IXP435)
|
|
#define NIRQ 64
|
|
#elif defined(CPU_CORTEXA8) || defined(CPU_CORTEXA_MP)
|
|
#define NIRQ 1020
|
|
#elif defined(CPU_KRAIT)
|
|
#define NIRQ 288
|
|
#elif defined(CPU_ARM1176)
|
|
#define NIRQ 128
|
|
#elif defined(SOC_MV_ARMADAXP)
|
|
#define MAIN_IRQ_NUM 116
|
|
#define ERR_IRQ_NUM 32
|
|
#define ERR_IRQ (MAIN_IRQ_NUM)
|
|
#define MSI_IRQ_NUM 32
|
|
#define MSI_IRQ (ERR_IRQ + ERR_IRQ_NUM)
|
|
#define NIRQ (MAIN_IRQ_NUM + ERR_IRQ_NUM + MSI_IRQ_NUM)
|
|
#else
|
|
#define NIRQ 32
|
|
#endif
|
|
|
|
int arm_get_next_irq(int);
|
|
void arm_mask_irq(uintptr_t);
|
|
void arm_unmask_irq(uintptr_t);
|
|
void arm_intrnames_init(void);
|
|
void arm_setup_irqhandler(const char *, int (*)(void*), void (*)(void*),
|
|
void *, int, int, void **);
|
|
int arm_remove_irqhandler(int, void *);
|
|
extern void (*arm_post_filter)(void *);
|
|
extern int (*arm_config_irq)(int irq, enum intr_trigger trig,
|
|
enum intr_polarity pol);
|
|
|
|
void intr_pic_init_secondary(void);
|
|
|
|
#ifdef FDT
|
|
int gic_decode_fdt(phandle_t, pcell_t *, int *, int *, int *);
|
|
int intr_fdt_map_irq(phandle_t, pcell_t *, int);
|
|
#endif
|
|
|
|
#endif /* INTRNG */
|
|
|
|
void arm_irq_memory_barrier(uintptr_t);
|
|
|
|
#endif /* _MACHINE_INTR_H */
|