f785676f2a
all of the features in the current working draft of the upcoming C++ standard, provisionally named C++1y. The code generator's performance is greatly increased, and the loop auto-vectorizer is now enabled at -Os and -O2 in addition to -O3. The PowerPC backend has made several major improvements to code generation quality and compile time, and the X86, SPARC, ARM32, Aarch64 and SystemZ backends have all seen major feature work. Release notes for llvm and clang can be found here: <http://llvm.org/releases/3.4/docs/ReleaseNotes.html> <http://llvm.org/releases/3.4/tools/clang/docs/ReleaseNotes.html> MFC after: 1 month
64 lines
2.1 KiB
C++
64 lines
2.1 KiB
C++
//===-- MipsAnalyzeImmediate.h - Analyze Immediates ------------*- C++ -*--===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
#ifndef MIPS_ANALYZE_IMMEDIATE_H
|
|
#define MIPS_ANALYZE_IMMEDIATE_H
|
|
|
|
#include "llvm/ADT/SmallVector.h"
|
|
#include "llvm/Support/DataTypes.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MipsAnalyzeImmediate {
|
|
public:
|
|
struct Inst {
|
|
unsigned Opc, ImmOpnd;
|
|
Inst(unsigned Opc, unsigned ImmOpnd);
|
|
};
|
|
typedef SmallVector<Inst, 7 > InstSeq;
|
|
|
|
/// Analyze - Get an instruction sequence to load immediate Imm. The last
|
|
/// instruction in the sequence must be an ADDiu if LastInstrIsADDiu is
|
|
/// true;
|
|
const InstSeq &Analyze(uint64_t Imm, unsigned Size, bool LastInstrIsADDiu);
|
|
private:
|
|
typedef SmallVector<InstSeq, 5> InstSeqLs;
|
|
|
|
/// AddInstr - Add I to all instruction sequences in SeqLs.
|
|
void AddInstr(InstSeqLs &SeqLs, const Inst &I);
|
|
|
|
/// GetInstSeqLsADDiu - Get instruction sequences which end with an ADDiu to
|
|
/// load immediate Imm
|
|
void GetInstSeqLsADDiu(uint64_t Imm, unsigned RemSize, InstSeqLs &SeqLs);
|
|
|
|
/// GetInstSeqLsORi - Get instrutcion sequences which end with an ORi to
|
|
/// load immediate Imm
|
|
void GetInstSeqLsORi(uint64_t Imm, unsigned RemSize, InstSeqLs &SeqLs);
|
|
|
|
/// GetInstSeqLsSLL - Get instruction sequences which end with a SLL to
|
|
/// load immediate Imm
|
|
void GetInstSeqLsSLL(uint64_t Imm, unsigned RemSize, InstSeqLs &SeqLs);
|
|
|
|
/// GetInstSeqLs - Get instruction sequences to load immediate Imm.
|
|
void GetInstSeqLs(uint64_t Imm, unsigned RemSize, InstSeqLs &SeqLs);
|
|
|
|
/// ReplaceADDiuSLLWithLUi - Replace an ADDiu & SLL pair with a LUi.
|
|
void ReplaceADDiuSLLWithLUi(InstSeq &Seq);
|
|
|
|
/// GetShortestSeq - Find the shortest instruction sequence in SeqLs and
|
|
/// return it in Insts.
|
|
void GetShortestSeq(InstSeqLs &SeqLs, InstSeq &Insts);
|
|
|
|
unsigned Size;
|
|
unsigned ADDiu, ORi, SLL, LUi;
|
|
InstSeq Insts;
|
|
};
|
|
}
|
|
|
|
#endif
|