jhb f5760f10df Bump CACHE_LINE_SIZE to 128 for x86. Intel's manuals explicitly recommend
using 128 byte alignment for locks.  (See IA-32 SDM Vol 3A 7.11.6.7)
2009-05-18 19:33:59 +00:00
..
2009-04-15 17:31:22 +00:00
2009-04-01 17:06:28 +00:00
2009-04-15 17:31:22 +00:00
2009-03-05 18:32:43 +00:00
2007-12-02 20:40:35 +00:00