1c6e740053
Now we just untimeout the call to inserted() if it exists.
1133 lines
26 KiB
C
1133 lines
26 KiB
C
/*
|
|
* Intel PCIC or compatible Controller driver
|
|
* May be built to make a loadable module.
|
|
*-------------------------------------------------------------------------
|
|
*
|
|
* Copyright (c) 1995 Andrew McRae. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* pcic98 : PC9801 original PCMCIA controller code for NS/A,Ne,NX/C,NR/L.
|
|
* by Noriyuki Hosobuchi <yj8n-hsbc@asahi-net.or.jp>
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/select.h>
|
|
#include <sys/interrupt.h>
|
|
|
|
#include <machine/clock.h>
|
|
|
|
#include <i386/isa/icu.h>
|
|
#include <i386/isa/isa_device.h>
|
|
|
|
#include <pccard/i82365.h>
|
|
#ifdef PC98
|
|
#include <pccard/pcic98reg.h>
|
|
#endif
|
|
|
|
#include <pccard/cardinfo.h>
|
|
#include <pccard/driver.h>
|
|
#include <pccard/slot.h>
|
|
|
|
/*
|
|
* Prototypes for interrupt handler.
|
|
*/
|
|
static inthand2_t pcicintr;
|
|
static int pcic_ioctl __P((struct slot *, int, caddr_t));
|
|
static int pcic_power __P((struct slot *));
|
|
static timeout_t pcic_reset;
|
|
static void pcic_resume(struct slot *);
|
|
static void pcic_disable __P((struct slot *));
|
|
static void pcic_mapirq __P((struct slot *, int));
|
|
static timeout_t pcictimeout;
|
|
static struct callout_handle pcictimeout_ch
|
|
= CALLOUT_HANDLE_INITIALIZER(&pcictimeout_ch);
|
|
static int pcic_modevent __P((module_t, int, void *));
|
|
static int pcic_unload __P((void));
|
|
static int pcic_memory(struct slot *, int);
|
|
static int pcic_io(struct slot *, int);
|
|
static u_int build_freelist(u_int);
|
|
|
|
/*
|
|
* Per-slot data table.
|
|
*/
|
|
static struct pcic_slot {
|
|
int slotnum; /* My slot number */
|
|
int index; /* Index register */
|
|
int data; /* Data register */
|
|
int offset; /* Offset value for index */
|
|
char controller; /* Device type */
|
|
char revision; /* Device Revision */
|
|
struct slot *slt; /* Back ptr to slot */
|
|
u_char (*getb)(struct pcic_slot *, int);
|
|
void (*putb)(struct pcic_slot *, int, u_char);
|
|
u_char *regs; /* Pointer to regs in mem */
|
|
} pcic_slots[PCIC_MAX_SLOTS];
|
|
|
|
static int pcic_irq;
|
|
static unsigned pcic_imask;
|
|
static struct slot_ctrl cinfo;
|
|
|
|
|
|
/*
|
|
* Internal inline functions for accessing the PCIC.
|
|
*/
|
|
/*
|
|
* Read a register from the PCIC.
|
|
*/
|
|
static __inline unsigned char
|
|
getb1(struct pcic_slot *sp, int reg)
|
|
{
|
|
outb(sp->index, sp->offset + reg);
|
|
return inb(sp->data);
|
|
}
|
|
|
|
static __inline unsigned char
|
|
getb2(struct pcic_slot *sp, int reg)
|
|
{
|
|
return (sp->regs[reg]);
|
|
}
|
|
|
|
/*
|
|
* Write a register on the PCIC
|
|
*/
|
|
static __inline void
|
|
putb1(struct pcic_slot *sp, int reg, unsigned char val)
|
|
{
|
|
outb(sp->index, sp->offset + reg);
|
|
outb(sp->data, val);
|
|
}
|
|
|
|
static __inline void
|
|
putb2(struct pcic_slot *sp, int reg, unsigned char val)
|
|
{
|
|
sp->regs[reg] = val;
|
|
}
|
|
|
|
/*
|
|
* Clear bit(s) of a register.
|
|
*/
|
|
static __inline void
|
|
clrb(struct pcic_slot *sp, int reg, unsigned char mask)
|
|
{
|
|
sp->putb(sp, reg, sp->getb(sp, reg) & ~mask);
|
|
}
|
|
|
|
/*
|
|
* Set bit(s) of a register
|
|
*/
|
|
static __inline void
|
|
setb(struct pcic_slot *sp, int reg, unsigned char mask)
|
|
{
|
|
sp->putb(sp, reg, sp->getb(sp, reg) | mask);
|
|
}
|
|
|
|
/*
|
|
* Write a 16 bit value to 2 adjacent PCIC registers
|
|
*/
|
|
static __inline void
|
|
putw(struct pcic_slot *sp, int reg, unsigned short word)
|
|
{
|
|
sp->putb(sp, reg, word & 0xFF);
|
|
sp->putb(sp, reg + 1, (word >> 8) & 0xff);
|
|
}
|
|
|
|
|
|
/*
|
|
* Loadable kernel module interface.
|
|
*/
|
|
|
|
/*
|
|
* Module handler that processes loads and unloads.
|
|
* Once the module is loaded, the probe routine
|
|
* is called to install the slots (if any).
|
|
*/
|
|
static int
|
|
pcic_modevent(module_t mod, int what, void *arg)
|
|
{
|
|
int err = 0; /* default = success*/
|
|
static int pcic_started = 0;
|
|
|
|
switch (what) {
|
|
case MOD_LOAD:
|
|
|
|
/*
|
|
* Call the probe routine to find the slots. If
|
|
* no slots exist, then don't bother loading the module.
|
|
* XXX but this is not appropriate as a static module.
|
|
*/
|
|
if (pcic_probe())
|
|
pcic_started = 1;
|
|
break;
|
|
|
|
case MOD_UNLOAD:
|
|
/*
|
|
* Attempt to unload the slot driver.
|
|
*/
|
|
if (pcic_started) {
|
|
printf("Unloading PCIC driver\n");
|
|
err = pcic_unload();
|
|
pcic_started = 0;
|
|
}
|
|
break; /* Success*/
|
|
|
|
default: /* we only care about load/unload; ignore shutdown */
|
|
break;
|
|
}
|
|
|
|
return(err);
|
|
}
|
|
|
|
static moduledata_t pcic_mod = {
|
|
"pcic",
|
|
pcic_modevent,
|
|
0
|
|
};
|
|
|
|
/* After configure() has run.. bring on the new bus system! */
|
|
DECLARE_MODULE(pcic, pcic_mod, SI_SUB_CONFIGURE, SI_ORDER_MIDDLE);
|
|
|
|
/*
|
|
* pcic_unload - Called when unloading a LKM.
|
|
* Disables interrupts and resets PCIC.
|
|
*/
|
|
static int
|
|
pcic_unload()
|
|
{
|
|
int slot;
|
|
struct pcic_slot *sp = pcic_slots;
|
|
|
|
untimeout(pcictimeout, 0, pcictimeout_ch);
|
|
if (pcic_irq) {
|
|
for (slot = 0; slot < PCIC_MAX_SLOTS; slot++, sp++) {
|
|
if (sp->slt)
|
|
sp->putb(sp, PCIC_STAT_INT, 0);
|
|
}
|
|
unregister_intr(pcic_irq, pcicintr);
|
|
}
|
|
pccard_remove_controller(&cinfo);
|
|
return(0);
|
|
}
|
|
|
|
|
|
#if 0
|
|
static void
|
|
pcic_dump_attributes(unsigned char *scratch, int maxlen)
|
|
{
|
|
int i,j,k;
|
|
|
|
i = 0;
|
|
while (scratch[i] != 0xff && i < maxlen) {
|
|
unsigned char link = scratch[i+2];
|
|
|
|
/*
|
|
* Dump attribute memory
|
|
*/
|
|
if (scratch[i]) {
|
|
printf("[%02x] ", i);
|
|
for (j = 0; j < 2 * link + 4 && j < 128; j += 2)
|
|
printf("%02x ", scratch[j + i]);
|
|
printf("\n");
|
|
}
|
|
i += 4 + 2 * link;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static void
|
|
nullfunc(void *unused)
|
|
{
|
|
/* empty */
|
|
}
|
|
|
|
static u_int
|
|
build_freelist(u_int pcic_mask)
|
|
{
|
|
int irq;
|
|
u_int mask, freemask;
|
|
|
|
/* No free IRQs (yet). */
|
|
freemask = 0;
|
|
|
|
/* Walk through all of the IRQ's and find any that aren't allocated. */
|
|
for (irq = 1; irq < ICU_LEN; irq++) {
|
|
/*
|
|
* If the PCIC controller can't generate it, don't
|
|
* bother checking to see if it it's free.
|
|
*/
|
|
mask = 1 << irq;
|
|
if (!(mask & pcic_mask)) continue;
|
|
|
|
/* See if the IRQ is free. */
|
|
if (register_intr(irq, 0, 0, nullfunc, NULL, irq) == 0) {
|
|
/* Give it back, but add it to the mask */
|
|
INTRMASK(freemask, mask);
|
|
unregister_intr(irq, nullfunc);
|
|
}
|
|
}
|
|
#ifdef PCIC_DEBUG
|
|
printf("Freelist of IRQ's <0x%x>\n", freemask);
|
|
#endif
|
|
return freemask;
|
|
}
|
|
|
|
/*
|
|
* entry point from main code to map/unmap memory context.
|
|
*/
|
|
static int
|
|
pcic_memory(struct slot *slt, int win)
|
|
{
|
|
struct pcic_slot *sp = slt->cdata;
|
|
struct mem_desc *mp = &slt->mem[win];
|
|
int reg = mp->window * PCIC_MEMSIZE + PCIC_MEMBASE;
|
|
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
if (mp->flags & MDF_ACTIVE) {
|
|
/* slot = 0, window = 0, sys_addr = 0xda000, length = 8KB */
|
|
unsigned char x;
|
|
|
|
if ((unsigned long)mp->start != 0xda000) {
|
|
printf("sys_addr must be 0xda000. requested address = 0x%x\n",
|
|
mp->start);
|
|
return(EINVAL);
|
|
}
|
|
|
|
/* omajinai ??? */
|
|
outb(PCIC98_REG0, 0);
|
|
x = inb(PCIC98_REG1);
|
|
x &= 0xfc;
|
|
x |= 0x02;
|
|
outb(PCIC98_REG1, x);
|
|
|
|
outw(PCIC98_REG_PAGOFS, 0);
|
|
|
|
if (mp->flags & MDF_ATTR) {
|
|
outb(PCIC98_REG6, inb(PCIC98_REG6) | PCIC98_ATTRMEM);
|
|
}else{
|
|
outb(PCIC98_REG6, inb(PCIC98_REG6) & (~PCIC98_ATTRMEM));
|
|
}
|
|
|
|
outb(PCIC98_REG_WINSEL, PCIC98_MAPWIN);
|
|
|
|
#if 0
|
|
if (mp->flags & MDF_16BITS == 1) { /* 16bit */
|
|
outb(PCIC98_REG2, inb(PCIC98_REG2) & (~PCIC98_8BIT));
|
|
}else{ /* 8bit */
|
|
outb(PCIC98_REG2, inb(PCIC98_REG2) | PCIC98_8BIT);
|
|
}
|
|
#endif
|
|
}else{
|
|
outb(PCIC98_REG_WINSEL, PCIC98_UNMAPWIN);
|
|
}
|
|
return 0;
|
|
}
|
|
#endif /* PC98 */
|
|
|
|
if (mp->flags & MDF_ACTIVE) {
|
|
unsigned long sys_addr = (uintptr_t)(void *)mp->start >> 12;
|
|
/*
|
|
* Write the addresses, card offsets and length.
|
|
* The values are all stored as the upper 12 bits of the
|
|
* 24 bit address i.e everything is allocated as 4 Kb chunks.
|
|
*/
|
|
putw(sp, reg, sys_addr & 0xFFF);
|
|
putw(sp, reg+2, (sys_addr + (mp->size >> 12) - 1) & 0xFFF);
|
|
putw(sp, reg+4, ((mp->card >> 12) - sys_addr) & 0x3FFF);
|
|
#if 0
|
|
printf("card offs = card_adr = 0x%x 0x%x, sys_addr = 0x%x\n",
|
|
mp->card, ((mp->card >> 12) - sys_addr) & 0x3FFF,
|
|
sys_addr);
|
|
#endif
|
|
/*
|
|
* Each 16 bit register has some flags in the upper bits.
|
|
*/
|
|
if (mp->flags & MDF_16BITS)
|
|
setb(sp, reg+1, PCIC_DATA16);
|
|
if (mp->flags & MDF_ZEROWS)
|
|
setb(sp, reg+1, PCIC_ZEROWS);
|
|
if (mp->flags & MDF_WS0)
|
|
setb(sp, reg+3, PCIC_MW0);
|
|
if (mp->flags & MDF_WS1)
|
|
setb(sp, reg+3, PCIC_MW1);
|
|
if (mp->flags & MDF_ATTR)
|
|
setb(sp, reg+5, PCIC_REG);
|
|
if (mp->flags & MDF_WP)
|
|
setb(sp, reg+5, PCIC_WP);
|
|
#if 0
|
|
printf("Slot number %d, reg 0x%x, offs 0x%x\n",
|
|
sp->slotnum, reg, sp->offset);
|
|
printf("Map window to sys addr 0x%x for %d bytes, card 0x%x\n",
|
|
mp->start, mp->size, mp->card);
|
|
printf("regs are: 0x%02x%02x 0x%02x%02x 0x%02x%02x flags 0x%x\n",
|
|
sp->getb(sp, reg), sp->getb(sp, reg+1),
|
|
sp->getb(sp, reg+2), sp->getb(sp, reg+3),
|
|
sp->getb(sp, reg+4), sp->getb(sp, reg+5),
|
|
mp->flags);
|
|
#endif
|
|
/*
|
|
* Enable the memory window. By experiment, we need a delay.
|
|
*/
|
|
setb(sp, PCIC_ADDRWINE, (1<<win) | PCIC_MEMCS16);
|
|
DELAY(50);
|
|
} else {
|
|
#if 0
|
|
printf("Unmapping window %d\n", win);
|
|
#endif
|
|
clrb(sp, PCIC_ADDRWINE, 1<<win);
|
|
putw(sp, reg, 0);
|
|
putw(sp, reg+2, 0);
|
|
putw(sp, reg+4, 0);
|
|
}
|
|
return(0);
|
|
}
|
|
|
|
/*
|
|
* pcic_io - map or unmap I/O context
|
|
*/
|
|
static int
|
|
pcic_io(struct slot *slt, int win)
|
|
{
|
|
int mask, reg;
|
|
struct pcic_slot *sp = slt->cdata;
|
|
struct io_desc *ip = &slt->io[win];
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
unsigned char x;
|
|
|
|
#if 0
|
|
if (win =! 0) {
|
|
printf("pcic98:Illegal PCIC I/O window request(%d)!", win);
|
|
return(EINVAL);
|
|
}
|
|
#endif
|
|
|
|
if (ip->flags & IODF_ACTIVE) {
|
|
unsigned short base;
|
|
|
|
x = inb(PCIC98_REG2) & 0x0f;
|
|
if (! (ip->flags & IODF_16BIT))
|
|
x |= PCIC98_8BIT;
|
|
|
|
if (ip->size > 16) /* 128bytes mapping */
|
|
x |= PCIC98_MAP128;
|
|
|
|
x |= PCIC98_IOMEMORY;
|
|
outb(PCIC98_REG2, x);
|
|
|
|
base = 0x80d0;
|
|
outw(PCIC98_REG4, base); /* 98side IO base */
|
|
outw(PCIC98_REG5, ip->start); /* card side IO base */
|
|
|
|
#ifdef PCIC_DEBUG
|
|
printf("pcic98: IO mapped 0x%04x(98) -> 0x%04x(Card) and width %d bytes\n",
|
|
base, ip->start, ip->size);
|
|
#endif
|
|
ip->start = base;
|
|
|
|
}else{
|
|
outb(PCIC98_REG2, inb(PCIC98_REG2) & (~PCIC98_IOMEMORY));
|
|
}
|
|
return 0;
|
|
}
|
|
#endif
|
|
switch (win) {
|
|
case 0:
|
|
mask = PCIC_IO0_EN;
|
|
reg = PCIC_IO0;
|
|
break;
|
|
case 1:
|
|
mask = PCIC_IO1_EN;
|
|
reg = PCIC_IO1;
|
|
break;
|
|
default:
|
|
panic("Illegal PCIC I/O window request!");
|
|
}
|
|
if (ip->flags & IODF_ACTIVE) {
|
|
unsigned char x, ioctlv;
|
|
|
|
#ifdef PCIC_DEBUG
|
|
printf("Map I/O 0x%x (size 0x%x) on Window %d\n", ip->start, ip->size, win);
|
|
#endif /* PCIC_DEBUG */
|
|
putw(sp, reg, ip->start);
|
|
putw(sp, reg+2, ip->start+ip->size-1);
|
|
x = 0;
|
|
if (ip->flags & IODF_ZEROWS)
|
|
x |= PCIC_IO_0WS;
|
|
if (ip->flags & IODF_WS)
|
|
x |= PCIC_IO_WS;
|
|
if (ip->flags & IODF_CS16)
|
|
x |= PCIC_IO_CS16;
|
|
if (ip->flags & IODF_16BIT)
|
|
x |= PCIC_IO_16BIT;
|
|
/*
|
|
* Extract the current flags and merge with new flags.
|
|
* Flags for window 0 in lower nybble, and in upper nybble
|
|
* for window 1.
|
|
*/
|
|
ioctlv = sp->getb(sp, PCIC_IOCTL);
|
|
DELAY(100);
|
|
switch (win) {
|
|
case 0:
|
|
sp->putb(sp, PCIC_IOCTL, x | (ioctlv & 0xf0));
|
|
break;
|
|
case 1:
|
|
sp->putb(sp, PCIC_IOCTL, (x << 4) | (ioctlv & 0xf));
|
|
break;
|
|
}
|
|
DELAY(100);
|
|
setb(sp, PCIC_ADDRWINE, mask);
|
|
DELAY(100);
|
|
} else {
|
|
clrb(sp, PCIC_ADDRWINE, mask);
|
|
DELAY(100);
|
|
putw(sp, reg, 0);
|
|
putw(sp, reg + 2, 0);
|
|
}
|
|
return(0);
|
|
}
|
|
|
|
/*
|
|
* Look for an Intel PCIC (or compatible).
|
|
* For each available slot, allocate a PC-CARD slot.
|
|
*/
|
|
|
|
/*
|
|
* VLSI 82C146 has incompatibilities about the I/O address
|
|
* of slot 1. Assume it's the only PCIC whose vendor ID is 0x84,
|
|
* contact Nate Williams <nate@FreeBSD.org> if incorrect.
|
|
*/
|
|
int
|
|
pcic_probe(void)
|
|
{
|
|
int slotnum, validslots = 0;
|
|
u_int free_irqs, desired_irq;
|
|
struct slot *slt;
|
|
struct pcic_slot *sp;
|
|
unsigned char c;
|
|
static int maybe_vlsi = 0;
|
|
|
|
/* Determine the list of free interrupts */
|
|
free_irqs = build_freelist(PCIC_INT_MASK_ALLOWED);
|
|
|
|
/*
|
|
* Initialise controller information structure.
|
|
*/
|
|
cinfo.mapmem = pcic_memory;
|
|
cinfo.mapio = pcic_io;
|
|
cinfo.ioctl = pcic_ioctl;
|
|
cinfo.power = pcic_power;
|
|
cinfo.mapirq = pcic_mapirq;
|
|
cinfo.reset = pcic_reset;
|
|
cinfo.disable = pcic_disable;
|
|
cinfo.resume = pcic_resume;
|
|
cinfo.maxmem = PCIC_MEM_WIN;
|
|
cinfo.maxio = PCIC_IO_WIN;
|
|
cinfo.irqs = free_irqs;
|
|
cinfo.imask = &pcic_imask;
|
|
|
|
sp = pcic_slots;
|
|
for (slotnum = 0; slotnum < PCIC_MAX_SLOTS; slotnum++, sp++) {
|
|
/*
|
|
* Initialise the PCIC slot table.
|
|
*/
|
|
sp->getb = getb1;
|
|
sp->putb = putb1;
|
|
if (slotnum < 4) {
|
|
sp->index = PCIC_INDEX_0;
|
|
sp->data = PCIC_DATA_0;
|
|
sp->offset = slotnum * PCIC_SLOT_SIZE;
|
|
} else {
|
|
sp->index = PCIC_INDEX_1;
|
|
sp->data = PCIC_DATA_1;
|
|
sp->offset = (slotnum - 4) * PCIC_SLOT_SIZE;
|
|
}
|
|
/*
|
|
* XXX - Screwed up slot 1 on the VLSI chips. According to
|
|
* the Linux PCMCIA code from David Hinds, working chipsets
|
|
* return 0x84 from their (correct) ID ports, while the broken
|
|
* ones would need to be probed at the new offset we set after
|
|
* we assume it's broken.
|
|
*/
|
|
if (slotnum == 1 && maybe_vlsi && sp->getb(sp, PCIC_ID_REV) != 0x84) {
|
|
sp->index += 4;
|
|
sp->data += 4;
|
|
sp->offset = PCIC_SLOT_SIZE << 1;
|
|
}
|
|
/*
|
|
* see if there's a PCMCIA controller here
|
|
* Intel PCMCIA controllers use 0x82 and 0x83
|
|
* IBM clone chips use 0x88 and 0x89, apparently
|
|
*/
|
|
c = sp->getb(sp, PCIC_ID_REV);
|
|
sp->revision = -1;
|
|
switch(c) {
|
|
/*
|
|
* 82365 or clones.
|
|
*/
|
|
case 0x82:
|
|
case 0x83:
|
|
sp->controller = PCIC_I82365;
|
|
sp->revision = c & 1;
|
|
/*
|
|
* Now check for VADEM chips.
|
|
*/
|
|
outb(sp->index, 0x0E);
|
|
outb(sp->index, 0x37);
|
|
setb(sp, 0x3A, 0x40);
|
|
c = sp->getb(sp, PCIC_ID_REV);
|
|
if (c & 0x08) {
|
|
switch (sp->revision = c & 7) {
|
|
case 1:
|
|
sp->controller = PCIC_VG365;
|
|
break;
|
|
case 2:
|
|
sp->controller = PCIC_VG465;
|
|
break;
|
|
case 3:
|
|
sp->controller = PCIC_VG468;
|
|
break;
|
|
default:
|
|
sp->controller = PCIC_VG469;
|
|
break;
|
|
}
|
|
clrb(sp, 0x3A, 0x40);
|
|
}
|
|
|
|
/*
|
|
* Check for RICOH RF5C396 PCMCIA Controller
|
|
*/
|
|
c = sp->getb(sp, 0x3a);
|
|
if (c == 0xb2) {
|
|
sp->controller = PCIC_RF5C396;
|
|
}
|
|
|
|
break;
|
|
/*
|
|
* VLSI chips.
|
|
*/
|
|
case 0x84:
|
|
sp->controller = PCIC_VLSI;
|
|
maybe_vlsi = 1;
|
|
break;
|
|
case 0x88:
|
|
case 0x89:
|
|
sp->controller = PCIC_IBM;
|
|
sp->revision = c & 1;
|
|
break;
|
|
case 0x8a:
|
|
sp->controller = PCIC_IBM_KING;
|
|
sp->revision = c & 1;
|
|
break;
|
|
default:
|
|
continue;
|
|
}
|
|
/*
|
|
* Check for Cirrus logic chips.
|
|
*/
|
|
sp->putb(sp, 0x1F, 0);
|
|
c = sp->getb(sp, 0x1F);
|
|
if ((c & 0xC0) == 0xC0) {
|
|
c = sp->getb(sp, 0x1F);
|
|
if ((c & 0xC0) == 0) {
|
|
if (c & 0x20)
|
|
sp->controller = PCIC_PD672X;
|
|
else
|
|
sp->controller = PCIC_PD6710;
|
|
sp->revision = 8 - ((c & 0x1F) >> 2);
|
|
}
|
|
}
|
|
switch(sp->controller) {
|
|
case PCIC_I82365:
|
|
cinfo.name = "Intel 82365";
|
|
break;
|
|
case PCIC_IBM:
|
|
cinfo.name = "IBM PCIC";
|
|
break;
|
|
case PCIC_IBM_KING:
|
|
cinfo.name = "IBM KING PCMCIA Controller";
|
|
break;
|
|
case PCIC_PD672X:
|
|
cinfo.name = "Cirrus Logic PD672X";
|
|
break;
|
|
case PCIC_PD6710:
|
|
cinfo.name = "Cirrus Logic PD6710";
|
|
break;
|
|
case PCIC_VG365:
|
|
cinfo.name = "Vadem 365";
|
|
break;
|
|
case PCIC_VG465:
|
|
cinfo.name = "Vadem 465";
|
|
break;
|
|
case PCIC_VG468:
|
|
cinfo.name = "Vadem 468";
|
|
break;
|
|
case PCIC_VG469:
|
|
cinfo.name = "Vadem 469";
|
|
break;
|
|
case PCIC_RF5C396:
|
|
cinfo.name = "Ricoh RF5C396";
|
|
break;
|
|
case PCIC_VLSI:
|
|
cinfo.name = "VLSI 82C146";
|
|
break;
|
|
default:
|
|
cinfo.name = "Unknown!";
|
|
break;
|
|
}
|
|
/*
|
|
* OK it seems we have a PCIC or lookalike.
|
|
* Allocate a slot and initialise the data structures.
|
|
*/
|
|
validslots++;
|
|
sp->slotnum = slotnum;
|
|
slt = pccard_alloc_slot(&cinfo);
|
|
if (slt == 0)
|
|
continue;
|
|
slt->cdata = sp;
|
|
sp->slt = slt;
|
|
/*
|
|
* If we haven't allocated an interrupt for the controller,
|
|
* then attempt to get one.
|
|
*/
|
|
if (pcic_irq == 0) {
|
|
|
|
pcic_imask = soft_imask;
|
|
|
|
/* See if the user has requested a specific IRQ */
|
|
if (getenv_int("machdep.pccard.pcic_irq", &desired_irq))
|
|
/* legal IRQ? */
|
|
if ((desired_irq >= 1) && (desired_irq <= ICU_LEN) &&
|
|
((1ul << desired_irq) & soft_imask))
|
|
pcic_imask = 1ul << desired_irq;
|
|
else
|
|
/* illeagal, disable use of IRQ */
|
|
pcic_imask = 0;
|
|
|
|
pcic_irq = pccard_alloc_intr(free_irqs,
|
|
pcicintr, 0, &pcic_imask, NULL);
|
|
if (pcic_irq < 0)
|
|
printf("pcic: failed to allocate IRQ\n");
|
|
else
|
|
printf("pcic: controller irq %d\n", pcic_irq);
|
|
}
|
|
/*
|
|
* Modem cards send the speaker audio (dialing noises)
|
|
* to the host's speaker. Cirrus Logic PCIC chips must
|
|
* enable this. There is also a Low Power Dynamic Mode bit
|
|
* that claims to reduce power consumption by 30%, so
|
|
* enable it and hope for the best.
|
|
*/
|
|
if (sp->controller == PCIC_PD672X) {
|
|
setb(sp, PCIC_MISC1, PCIC_SPKR_EN);
|
|
setb(sp, PCIC_MISC2, PCIC_LPDM_EN);
|
|
}
|
|
/*
|
|
* Check for a card in this slot.
|
|
*/
|
|
setb(sp, PCIC_POWER, PCIC_PCPWRE| PCIC_DISRST);
|
|
if ((sp->getb(sp, PCIC_STATUS) & PCIC_CD) != PCIC_CD) {
|
|
slt->laststate = slt->state = empty;
|
|
} else {
|
|
slt->laststate = slt->state = filled;
|
|
pccard_event(sp->slt, card_inserted);
|
|
}
|
|
/*
|
|
* Assign IRQ for slot changes
|
|
*/
|
|
if (pcic_irq > 0)
|
|
sp->putb(sp, PCIC_STAT_INT, (pcic_irq << 4) | 0xF);
|
|
}
|
|
#ifdef PC98
|
|
if (validslots == 0) {
|
|
sp = pcic_slots;
|
|
slotnum = 0;
|
|
if (inb(PCIC98_REG0) != 0xff) {
|
|
sp->controller = PCIC_PC98;
|
|
sp->revision = 0;
|
|
cinfo.name = "PC98 Original";
|
|
cinfo.maxmem = 1;
|
|
cinfo.maxio = 1;
|
|
/* cinfo.irqs = PCIC_INT_MASK_ALLOWED;*/
|
|
cinfo.irqs = 0x1468;
|
|
validslots++;
|
|
sp->slotnum = slotnum;
|
|
|
|
slt = pccard_alloc_slot(&cinfo);
|
|
if (slt == 0) {
|
|
printf("pcic98: slt == NULL\n");
|
|
goto pcic98_probe_end;
|
|
}
|
|
slt->cdata = sp;
|
|
sp->slt = slt;
|
|
|
|
/* Check for a card in this slot */
|
|
if (inb(PCIC98_REG1) & PCIC98_CARDEXIST) {
|
|
/* PCMCIA card exist */
|
|
slt->laststate = slt->state = filled;
|
|
pccard_event(sp->slt, card_inserted);
|
|
} else {
|
|
slt->laststate = slt->state = empty;
|
|
}
|
|
}
|
|
pcic98_probe_end:
|
|
}
|
|
#endif /* PC98 */
|
|
if (validslots && pcic_irq <= 0)
|
|
pcictimeout_ch = timeout(pcictimeout, 0, hz/2);
|
|
return(validslots);
|
|
}
|
|
|
|
/*
|
|
* ioctl calls - Controller specific ioctls
|
|
*/
|
|
static int
|
|
pcic_ioctl(struct slot *slt, int cmd, caddr_t data)
|
|
{
|
|
struct pcic_slot *sp = slt->cdata;
|
|
|
|
switch(cmd) {
|
|
default:
|
|
return(EINVAL);
|
|
/*
|
|
* Get/set PCIC registers
|
|
*/
|
|
case PIOCGREG:
|
|
((struct pcic_reg *)data)->value =
|
|
sp->getb(sp, ((struct pcic_reg *)data)->reg);
|
|
break;
|
|
case PIOCSREG:
|
|
sp->putb(sp, ((struct pcic_reg *)data)->reg,
|
|
((struct pcic_reg *)data)->value);
|
|
break;
|
|
}
|
|
return(0);
|
|
}
|
|
|
|
/*
|
|
* pcic_power - Enable the power of the slot according to
|
|
* the parameters in the power structure(s).
|
|
*/
|
|
static int
|
|
pcic_power(struct slot *slt)
|
|
{
|
|
unsigned char reg = PCIC_DISRST|PCIC_PCPWRE;
|
|
struct pcic_slot *sp = slt->cdata;
|
|
|
|
switch(sp->controller) {
|
|
#ifdef PC98
|
|
case PCIC_PC98:
|
|
reg = inb(PCIC98_REG6) & (~PCIC98_VPP12V);
|
|
switch(slt->pwr.vpp) {
|
|
default:
|
|
return(EINVAL);
|
|
case 50:
|
|
break;
|
|
case 120:
|
|
reg |= PCIC98_VPP12V;
|
|
break;
|
|
}
|
|
outb(PCIC98_REG6, reg);
|
|
DELAY(100*1000);
|
|
|
|
reg = inb(PCIC98_REG2) & (~PCIC98_VCC3P3V);
|
|
switch(slt->pwr.vcc) {
|
|
default:
|
|
return(EINVAL);
|
|
case 33:
|
|
reg |= PCIC98_VCC3P3V;
|
|
break;
|
|
case 50:
|
|
break;
|
|
}
|
|
outb(PCIC98_REG2, reg);
|
|
DELAY(100*1000);
|
|
return (0);
|
|
#endif
|
|
case PCIC_PD672X:
|
|
case PCIC_PD6710:
|
|
case PCIC_VG365:
|
|
case PCIC_VG465:
|
|
case PCIC_VG468:
|
|
case PCIC_VG469:
|
|
case PCIC_RF5C396:
|
|
case PCIC_VLSI:
|
|
case PCIC_IBM_KING:
|
|
switch(slt->pwr.vpp) {
|
|
default:
|
|
return(EINVAL);
|
|
case 0:
|
|
break;
|
|
case 50:
|
|
case 33:
|
|
reg |= PCIC_VPP_5V;
|
|
break;
|
|
case 120:
|
|
reg |= PCIC_VPP_12V;
|
|
break;
|
|
}
|
|
switch(slt->pwr.vcc) {
|
|
default:
|
|
return(EINVAL);
|
|
case 0:
|
|
break;
|
|
case 33:
|
|
if (sp->controller == PCIC_IBM_KING) {
|
|
reg |= PCIC_VCC_5V_KING;
|
|
break;
|
|
}
|
|
reg |= PCIC_VCC_3V;
|
|
if ((sp->controller == PCIC_VG468) ||
|
|
(sp->controller == PCIC_VG469) ||
|
|
(sp->controller == PCIC_VG465) ||
|
|
(sp->controller == PCIC_VG365))
|
|
setb(sp, 0x2f, 0x03) ;
|
|
else
|
|
setb(sp, 0x16, 0x02);
|
|
break;
|
|
case 50:
|
|
if (sp->controller == PCIC_IBM_KING) {
|
|
reg |= PCIC_VCC_5V_KING;
|
|
break;
|
|
}
|
|
reg |= PCIC_VCC_5V;
|
|
if ((sp->controller == PCIC_VG468) ||
|
|
(sp->controller == PCIC_VG469) ||
|
|
(sp->controller == PCIC_VG465) ||
|
|
(sp->controller == PCIC_VG365))
|
|
clrb(sp, 0x2f, 0x03) ;
|
|
else
|
|
clrb(sp, 0x16, 0x02);
|
|
break;
|
|
}
|
|
break;
|
|
}
|
|
sp->putb(sp, PCIC_POWER, reg);
|
|
DELAY(300*1000);
|
|
if (slt->pwr.vcc) {
|
|
reg |= PCIC_OUTENA;
|
|
sp->putb(sp, PCIC_POWER, reg);
|
|
DELAY(100*1000);
|
|
}
|
|
/* Some chips are smarter than us it seems, so if we weren't
|
|
* allowed to use 5V, try 3.3 instead
|
|
*/
|
|
if (!(sp->getb(sp, PCIC_STATUS) & 0x40) && slt->pwr.vcc == 50) {
|
|
slt->pwr.vcc = 33;
|
|
slt->pwr.vpp = 0;
|
|
return (pcic_power(slt));
|
|
}
|
|
return(0);
|
|
}
|
|
|
|
/*
|
|
* tell the PCIC which irq we want to use. only the following are legal:
|
|
* 3, 4, 5, 7, 9, 10, 11, 12, 14, 15
|
|
*/
|
|
static void
|
|
pcic_mapirq(struct slot *slt, int irq)
|
|
{
|
|
struct pcic_slot *sp = slt->cdata;
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
unsigned char x;
|
|
switch (irq) {
|
|
case 3:
|
|
x = PCIC98_INT0; break;
|
|
case 5:
|
|
x = PCIC98_INT1; break;
|
|
case 6:
|
|
x = PCIC98_INT2; break;
|
|
case 10:
|
|
x = PCIC98_INT4; break;
|
|
case 12:
|
|
x = PCIC98_INT5; break;
|
|
case 0: /* disable */
|
|
x = PCIC98_INTDISABLE;
|
|
break;
|
|
default:
|
|
printf("pcic98: illegal irq %d\n", irq);
|
|
return;
|
|
}
|
|
#ifdef PCIC_DEBUG
|
|
printf("pcic98: irq=%d mapped.\n", irq);
|
|
#endif
|
|
outb(PCIC98_REG3, x);
|
|
|
|
return;
|
|
}
|
|
#endif
|
|
if (irq == 0)
|
|
clrb(sp, PCIC_INT_GEN, 0xF);
|
|
else
|
|
sp->putb(sp, PCIC_INT_GEN,
|
|
(sp->getb(sp, PCIC_INT_GEN) & 0xF0) | irq);
|
|
}
|
|
|
|
/*
|
|
* pcic_reset - Reset the card and enable initial power.
|
|
*/
|
|
static void
|
|
pcic_reset(void *chan)
|
|
{
|
|
struct slot *slt = chan;
|
|
struct pcic_slot *sp = slt->cdata;
|
|
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
outb(PCIC98_REG0, 0);
|
|
outb(PCIC98_REG2, inb(PCIC98_REG2) & (~PCIC98_IOMEMORY));
|
|
outb(PCIC98_REG3, PCIC98_INTDISABLE);
|
|
outb(PCIC98_REG2, inb(PCIC98_REG2) & (~PCIC98_VCC3P3V));
|
|
outb(PCIC98_REG6, inb(PCIC98_REG6) & (~PCIC98_VPP12V));
|
|
outb(PCIC98_REG1, 0);
|
|
|
|
selwakeup(&slt->selp);
|
|
return;
|
|
}
|
|
#endif
|
|
switch (slt->insert_seq) {
|
|
case 0: /* Something funny happended on the way to the pub... */
|
|
return;
|
|
case 1: /* Assert reset */
|
|
clrb(sp, PCIC_INT_GEN, PCIC_CARDRESET);
|
|
slt->insert_seq = 2;
|
|
timeout(pcic_reset, (void *)slt, hz/4);
|
|
return;
|
|
case 2: /* Deassert it again */
|
|
setb(sp, PCIC_INT_GEN, PCIC_CARDRESET|PCIC_IOCARD);
|
|
slt->insert_seq = 3;
|
|
timeout(pcic_reset, (void *)slt, hz/4);
|
|
return;
|
|
case 3: /* Wait if card needs more time */
|
|
if (!sp->getb(sp, PCIC_STATUS) & PCIC_READY) {
|
|
timeout(pcic_reset, (void *)slt, hz/10);
|
|
return;
|
|
}
|
|
}
|
|
slt->insert_seq = 0;
|
|
if (sp->controller == PCIC_PD672X || sp->controller == PCIC_PD6710) {
|
|
sp->putb(sp, PCIC_TIME_SETUP0, 0x1);
|
|
sp->putb(sp, PCIC_TIME_CMD0, 0x6);
|
|
sp->putb(sp, PCIC_TIME_RECOV0, 0x0);
|
|
sp->putb(sp, PCIC_TIME_SETUP1, 1);
|
|
sp->putb(sp, PCIC_TIME_CMD1, 0xf);
|
|
sp->putb(sp, PCIC_TIME_RECOV1, 0);
|
|
}
|
|
selwakeup(&slt->selp);
|
|
}
|
|
|
|
/*
|
|
* pcic_disable - Disable the slot.
|
|
*/
|
|
static void
|
|
pcic_disable(struct slot *slt)
|
|
{
|
|
struct pcic_slot *sp = slt->cdata;
|
|
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
return;
|
|
}
|
|
#endif
|
|
sp->putb(sp, PCIC_INT_GEN, 0);
|
|
sp->putb(sp, PCIC_POWER, 0);
|
|
}
|
|
|
|
/*
|
|
* PCIC timer. If the controller doesn't have a free IRQ to use
|
|
* or if interrupt steering doesn't work, poll the controller for
|
|
* insertion/removal events.
|
|
*/
|
|
static void
|
|
pcictimeout(void *chan)
|
|
{
|
|
pcicintr(NULL);
|
|
pcictimeout_ch = timeout(pcictimeout, 0, hz/2);
|
|
}
|
|
|
|
/*
|
|
* PCIC Interrupt handler.
|
|
* Check each slot in turn, and read the card status change
|
|
* register. If this is non-zero, then a change has occurred
|
|
* on this card, so send an event to the main code.
|
|
*/
|
|
static void
|
|
pcicintr(void *unused)
|
|
{
|
|
int slot, s;
|
|
unsigned char chg;
|
|
struct pcic_slot *sp = pcic_slots;
|
|
|
|
#ifdef PC98
|
|
if (sp->controller == PCIC_PC98) {
|
|
slot = 0;
|
|
s = splhigh();
|
|
/* Check for a card in this slot */
|
|
if (inb(PCIC98_REG1) & PCIC98_CARDEXIST) {
|
|
if (sp->slt->laststate != filled) {
|
|
pccard_event(sp->slt, card_inserted);
|
|
}
|
|
} else {
|
|
if (sp->slt->laststate != empty) {
|
|
pccard_event(sp->slt, card_removed);
|
|
}
|
|
}
|
|
splx(s);
|
|
return;
|
|
}
|
|
#endif /* PC98 */
|
|
s = splhigh();
|
|
for (slot = 0; slot < PCIC_MAX_SLOTS; slot++, sp++)
|
|
if (sp->slt && (chg = sp->getb(sp, PCIC_STAT_CHG)) != 0)
|
|
if (chg & PCIC_CDTCH) {
|
|
if ((sp->getb(sp, PCIC_STATUS) & PCIC_CD) ==
|
|
PCIC_CD) {
|
|
pccard_event(sp->slt, card_inserted);
|
|
} else {
|
|
pccard_event(sp->slt, card_removed);
|
|
}
|
|
}
|
|
splx(s);
|
|
}
|
|
|
|
/*
|
|
* pcic_resume - Suspend/resume support for PCIC
|
|
*/
|
|
static void
|
|
pcic_resume(struct slot *slt)
|
|
{
|
|
struct pcic_slot *sp = slt->cdata;
|
|
if (pcic_irq > 0)
|
|
sp->putb(sp, PCIC_STAT_INT, (pcic_irq << 4) | 0xF);
|
|
if (sp->controller == PCIC_PD672X) {
|
|
setb(sp, PCIC_MISC1, PCIC_SPKR_EN);
|
|
setb(sp, PCIC_MISC2, PCIC_LPDM_EN);
|
|
}
|
|
}
|