3dc9275fe3
library: o) Increase inline unit / large function growth limits for MIPS to accommodate the needs of the Simple Executive, which uses a shocking amount of inlining. o) Remove TARGET_OCTEON and use CPU_CNMIPS to do things required by cnMIPS and the Octeon SoC. o) Add OCTEON_VENDOR_LANNER to use Lanner's allocation of vendor-specific board numbers, specifically to support the MR320. o) Add OCTEON_BOARD_CAPK_0100ND to hard-wire configuration for the CAPK-0100nd, which improperly uses an evaluation board's board number and breaks board detection at runtime. This board is sold by Portwell as the CAM-0100. o) Add support for the RTC available on some Octeon boards. o) Add support for the Octeon PCI bus. Note that rman_[sg]et_virtual for IO ports can not work unless building for n64. o) Clean up the CompactFlash driver to use Simple Executive macros and structures where possible (it would be advisable to use the Simple Executive API to set the PIO mode, too, but that is not done presently.) Also use structures from FreeBSD's ATA layer rather than structures copied from Linux. o) Print available Octeon SoC features on boot. o) Add support for the Octeon timecounter. o) Use the Simple Executive's routines rather than local copies for doing reads and writes to 64-bit addresses and use its macros for various device addresses rather than using local copies. o) Rename octeon_board_real to octeon_is_simulation to reduce differences with Cavium-provided code originally written for Linux. Also make it use the same simplified test that the Simple Executive and Linux both use rather than our complex one. o) Add support for the Octeon CIU, which is the main interrupt unit, as a bus to use normal interrupt allocation and setup routines. o) Use the Simple Executive's bootmem facility to allocate physical memory for the kernel, rather than assuming we know which addresses we can steal. NB: This may reduce the amount of RAM the kernel reports you as having if you are leaving large temporary allocations made by U-Boot allocated when starting FreeBSD. o) Add a port of the Cavium-provided Ethernet driver for Linux. This changes Ethernet interface naming from rgmxN to octeN. The new driver has vast improvements over the old one, both in performance and functionality, but does still have some features which have not been ported entirely and there may be unimplemented code that can be hit in everyday use. I will make every effort to correct those as they are reported. o) Support loading the kernel on non-contiguous cores. o) Add very conservative support for harvesting randomness from the Octeon random number device. o) Turn SMP on by default. o) Clean up the style of the Octeon kernel configurations a little and make them compile with -march=octeon. o) Add support for the Lanner MR320 and the CAPK-0100nd to the Simple Executive. o) Modify the Simple Executive to build on FreeBSD and to build without executive-config.h or cvmx-config.h. In the future we may want to revert part of these changes and supply executive-config.h and cvmx-config.h and access to the options contained in those files via kernel configuration files. o) Modify the Simple Executive USB routines to support getting and setting of the USB PID.
330 lines
9.1 KiB
C
330 lines
9.1 KiB
C
/***********************license start***************
|
|
* Copyright (c) 2003-2008 Cavium Networks (support@cavium.com). All rights
|
|
* reserved.
|
|
*
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
*
|
|
* * Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials provided
|
|
* with the distribution.
|
|
*
|
|
* * Neither the name of Cavium Networks nor the names of
|
|
* its contributors may be used to endorse or promote products
|
|
* derived from this software without specific prior written
|
|
* permission.
|
|
*
|
|
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
|
|
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS
|
|
* OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
|
|
* RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY
|
|
* REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT
|
|
* DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES
|
|
* OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR
|
|
* PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET
|
|
* POSSESSION OR CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT
|
|
* OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
|
|
*
|
|
*
|
|
* For any questions regarding licensing please contact marketing@caviumnetworks.com
|
|
*
|
|
***********************license end**************************************/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
* @file
|
|
*
|
|
* Interface to the Thunder specific devices
|
|
*
|
|
* <hr>$Revision: 41586 $<hr>
|
|
*
|
|
*/
|
|
|
|
#include "cvmx.h"
|
|
#include "cvmx-sysinfo.h"
|
|
#include "cvmx-thunder.h"
|
|
#include "cvmx-gpio.h"
|
|
#include "cvmx-twsi.h"
|
|
|
|
|
|
static const int BYPASS_STATUS = 1<<5; /* GPIO 5 */
|
|
static const int BYPASS_EN = 1<<6; /* GPIO 6 */
|
|
static const int WDT_BP_CLR = 1<<7; /* GPIO 7 */
|
|
|
|
static const int RTC_CTL_ADDR = 0x7;
|
|
static const int RTC_CTL_BIT_EOSC = 0x80;
|
|
static const int RTC_CTL_BIT_WACE = 0x40;
|
|
static const int RTC_CTL_BIT_WD_ALM = 0x20;
|
|
static const int RTC_CTL_BIT_WDSTR = 0x8;
|
|
static const int RTC_CTL_BIT_AIE = 0x1;
|
|
static const int RTC_WD_ALM_CNT_BYTE0_ADDR = 0x4;
|
|
|
|
#define CVMX_LAN_BYPASS_MSG(...) do {} while(0)
|
|
|
|
/*
|
|
* Board-specifc RTC read
|
|
* Time is expressed in seconds from epoch (Jan 1 1970 at 00:00:00 UTC)
|
|
*/
|
|
uint32_t cvmx_rtc_ds1374_read(void)
|
|
{
|
|
int retry;
|
|
uint8_t sec;
|
|
uint32_t time;
|
|
|
|
for(retry=0; retry<2; retry++)
|
|
{
|
|
time = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR, 0x0);
|
|
time |= (cvmx_twsi_read8_cur_addr(CVMX_RTC_DS1374_ADDR) & 0xff) << 8;
|
|
time |= (cvmx_twsi_read8_cur_addr(CVMX_RTC_DS1374_ADDR) & 0xff) << 16;
|
|
time |= (cvmx_twsi_read8_cur_addr(CVMX_RTC_DS1374_ADDR) & 0xff) << 24;
|
|
|
|
sec = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR, 0x0);
|
|
if (sec == (time & 0xff))
|
|
break; /* Time did not roll-over, value is correct */
|
|
}
|
|
|
|
return time;
|
|
}
|
|
|
|
/*
|
|
* Board-specific RTC write
|
|
* Time is expressed in seconds from epoch (Jan 1 1970 at 00:00:00 UTC)
|
|
*/
|
|
int cvmx_rtc_ds1374_write(uint32_t time)
|
|
{
|
|
int rc;
|
|
int retry;
|
|
uint8_t sec;
|
|
|
|
for(retry=0; retry<2; retry++)
|
|
{
|
|
rc = cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR, 0x0, time & 0xff);
|
|
rc |= cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR, 0x1, (time >> 8) & 0xff);
|
|
rc |= cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR, 0x2, (time >> 16) & 0xff);
|
|
rc |= cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR, 0x3, (time >> 24) & 0xff);
|
|
sec = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR, 0x0);
|
|
if (sec == (time & 0xff))
|
|
break; /* Time did not roll-over, value is correct */
|
|
}
|
|
|
|
return (rc ? -1 : 0);
|
|
}
|
|
|
|
static int cvmx_rtc_ds1374_alarm_config(int WD, int WDSTR, int AIE)
|
|
{
|
|
int val;
|
|
|
|
val = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR);
|
|
val = val & ~RTC_CTL_BIT_EOSC; /* Make sure that oscillator is running */
|
|
WD?(val = val | RTC_CTL_BIT_WD_ALM):(val = val & ~RTC_CTL_BIT_WD_ALM);
|
|
WDSTR?(val = val | RTC_CTL_BIT_WDSTR):(val = val & ~RTC_CTL_BIT_WDSTR);
|
|
AIE?(val = val | RTC_CTL_BIT_AIE):(val = val & ~RTC_CTL_BIT_AIE);
|
|
cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR, val);
|
|
return 0;
|
|
}
|
|
|
|
static int cvmx_rtc_ds1374_alarm_set(int alarm_on)
|
|
{
|
|
uint8_t val;
|
|
|
|
if (alarm_on)
|
|
{
|
|
val = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR);
|
|
cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR, val | RTC_CTL_BIT_WACE);
|
|
}
|
|
else
|
|
{
|
|
val = cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR);
|
|
cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR,RTC_CTL_ADDR, val & ~RTC_CTL_BIT_WACE);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int cvmx_rtc_ds1374_alarm_counter_set(uint32_t interval)
|
|
{
|
|
int i;
|
|
int rc = 0;
|
|
|
|
for(i=0;i<3;i++)
|
|
{
|
|
rc |= cvmx_twsi_write8(CVMX_RTC_DS1374_ADDR, RTC_WD_ALM_CNT_BYTE0_ADDR+i, interval & 0xFF);
|
|
interval >>= 8;
|
|
}
|
|
return rc;
|
|
}
|
|
|
|
#if 0 /* XXX unused */
|
|
static uint32_t cvmx_rtc_ds1374_alarm_counter_get(void)
|
|
{
|
|
int i;
|
|
uint32_t interval = 0;
|
|
|
|
for(i=0;i<3;i++)
|
|
{
|
|
interval |= ( cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR,RTC_WD_ALM_CNT_BYTE0_ADDR+i) & 0xff) << (i*8);
|
|
}
|
|
return interval;
|
|
}
|
|
#endif
|
|
|
|
|
|
#ifdef CVMX_RTC_DEBUG
|
|
|
|
void cvmx_rtc_ds1374_dump_state(void)
|
|
{
|
|
int i = 0;
|
|
|
|
cvmx_dprintf("RTC:\n");
|
|
cvmx_dprintf("%d : %02X ", i, cvmx_twsi_read8(CVMX_RTC_DS1374_ADDR, 0x0));
|
|
for(i=1; i<10; i++)
|
|
{
|
|
cvmx_dprintf("%02X ", cvmx_twsi_read8_cur_addr(CVMX_RTC_DS1374_ADDR));
|
|
}
|
|
cvmx_dprintf("\n");
|
|
}
|
|
|
|
#endif /* CVMX_RTC_DEBUG */
|
|
|
|
|
|
/*
|
|
* LAN bypass functionality
|
|
*/
|
|
|
|
/* Private initialization function */
|
|
static int cvmx_lan_bypass_init(void)
|
|
{
|
|
const int CLR_PULSE = 100; /* Longer than 100 ns (on CPUs up to 1 GHz) */
|
|
|
|
//Clear GPIO 6
|
|
cvmx_gpio_clear(BYPASS_EN);
|
|
|
|
//Disable WDT
|
|
cvmx_rtc_ds1374_alarm_set(0);
|
|
|
|
//GPIO(7) Send a low pulse
|
|
cvmx_gpio_clear(WDT_BP_CLR);
|
|
cvmx_wait(CLR_PULSE);
|
|
cvmx_gpio_set(WDT_BP_CLR);
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* Set LAN bypass mode.
|
|
*
|
|
* Supported modes are:
|
|
* - CVMX_LAN_BYPASS_OFF
|
|
* <br>LAN ports are connected ( port 0 <--> Octeon <--> port 1 )
|
|
*
|
|
* - CVMX_LAN_BYPASS_GPIO
|
|
* <br>LAN bypass is controlled by software using cvmx_lan_bypass_force() function.
|
|
* When transitioning to this mode, default is LAN bypass enabled
|
|
* ( port 0 <--> port 1, -- Octeon ).
|
|
*
|
|
* - CVMX_LAN_BYPASS_WATCHDOG
|
|
* <br>LAN bypass is inactive as long as a watchdog is kept alive.
|
|
* The default expiration time is 1 second and the function to
|
|
* call periodically to prevent watchdog expiration is
|
|
* cvmx_lan_bypass_keep_alive().
|
|
*
|
|
* @param mode LAN bypass mode
|
|
*
|
|
* @return Error code, or 0 in case of success
|
|
*/
|
|
int cvmx_lan_bypass_mode_set(cvmx_lan_bypass_mode_t mode)
|
|
{
|
|
switch(mode)
|
|
{
|
|
case CVMX_LAN_BYPASS_GPIO:
|
|
/* make lan bypass enable */
|
|
cvmx_lan_bypass_init();
|
|
cvmx_gpio_set(BYPASS_EN);
|
|
CVMX_LAN_BYPASS_MSG("Enable LAN bypass by GPIO. \n");
|
|
break;
|
|
|
|
case CVMX_LAN_BYPASS_WATCHDOG:
|
|
/* make lan bypass enable */
|
|
cvmx_lan_bypass_init();
|
|
/* Set WDT parameters and turn it on */
|
|
cvmx_rtc_ds1374_alarm_counter_set(0x1000); /* 4096 ticks = 1 sec */
|
|
cvmx_rtc_ds1374_alarm_config(1,1,1);
|
|
cvmx_rtc_ds1374_alarm_set(1);
|
|
CVMX_LAN_BYPASS_MSG("Enable LAN bypass by WDT. \n");
|
|
break;
|
|
|
|
case CVMX_LAN_BYPASS_OFF:
|
|
/* make lan bypass disable */
|
|
cvmx_lan_bypass_init();
|
|
CVMX_LAN_BYPASS_MSG("Disable LAN bypass. \n");
|
|
break;
|
|
|
|
default:
|
|
CVMX_LAN_BYPASS_MSG("%s: LAN bypass mode %d not supported\n", __FUNCTION__, mode);
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* Refresh watchdog timer.
|
|
*
|
|
* Call periodically (less than 1 second) to prevent triggering LAN bypass.
|
|
* The alternative cvmx_lan_bypass_keep_alive_ms() is provided for cases
|
|
* where a variable interval is required.
|
|
*/
|
|
void cvmx_lan_bypass_keep_alive(void)
|
|
{
|
|
cvmx_rtc_ds1374_alarm_counter_set(0x1000); /* 4096 ticks = 1 second */
|
|
}
|
|
|
|
/**
|
|
* Refresh watchdog timer, setting a specific expiration interval.
|
|
*
|
|
* @param interval_ms Interval, in milliseconds, to next watchdog expiration.
|
|
*/
|
|
void cvmx_lan_bypass_keep_alive_ms(uint32_t interval_ms)
|
|
{
|
|
cvmx_rtc_ds1374_alarm_counter_set((interval_ms * 0x1000) / 1000);
|
|
}
|
|
|
|
/**
|
|
* Control LAN bypass via software.
|
|
*
|
|
* @param force_bypass Force LAN bypass to active (1) or inactive (0)
|
|
*
|
|
* @return Error code, or 0 in case of success
|
|
*/
|
|
int cvmx_lan_bypass_force(int force_bypass)
|
|
{
|
|
if (force_bypass)
|
|
{
|
|
//Set GPIO 6
|
|
cvmx_gpio_set(BYPASS_EN);
|
|
}
|
|
else
|
|
{
|
|
cvmx_lan_bypass_init();
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* Return status of LAN bypass circuit.
|
|
*
|
|
* @return 1 if ports are in LAN bypass, or 0 if normally connected
|
|
*/
|
|
int cvmx_lan_bypass_is_active(void)
|
|
{
|
|
return !!(cvmx_gpio_read() & BYPASS_STATUS);
|
|
}
|