ceebc2f348
Refresh upstream driver before impending conversion to iflib. Major changes: - Support for descriptor writeback mode (required by ixlv(4) for AVF support) - Ability to disable firmware LLDP agent by user (PR 221530) - Fix for TX queue hang when using TSO (PR 221919) - Separate descriptor ring sizes for TX and RX rings PR: 221530, 221919 Submitted by: Krzysztof Galazka <krzysztof.galazka@intel.com> Reviewed by: #IntelNetworking MFC after: 1 day Relnotes: Yes Sponsored by: Intel Corporation Differential Revision: https://reviews.freebsd.org/D14985
713 lines
19 KiB
C
713 lines
19 KiB
C
/******************************************************************************
|
|
|
|
Copyright (c) 2013-2017, Intel Corporation
|
|
All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
contributors may be used to endorse or promote products derived from
|
|
this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
******************************************************************************/
|
|
/*$FreeBSD$*/
|
|
|
|
|
|
#ifndef _IXL_H_
|
|
#define _IXL_H_
|
|
|
|
#include "opt_inet.h"
|
|
#include "opt_inet6.h"
|
|
#include "opt_rss.h"
|
|
#include "opt_ixl.h"
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/buf_ring.h>
|
|
#include <sys/mbuf.h>
|
|
#include <sys/protosw.h>
|
|
#include <sys/socket.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/sockio.h>
|
|
#include <sys/eventhandler.h>
|
|
#include <sys/syslog.h>
|
|
|
|
#include <net/if.h>
|
|
#include <net/if_var.h>
|
|
#include <net/if_arp.h>
|
|
#include <net/bpf.h>
|
|
#include <net/ethernet.h>
|
|
#include <net/if_dl.h>
|
|
#include <net/if_media.h>
|
|
|
|
#include <net/bpf.h>
|
|
#include <net/if_types.h>
|
|
#include <net/if_vlan_var.h>
|
|
|
|
#include <netinet/in_systm.h>
|
|
#include <netinet/in.h>
|
|
#include <netinet/if_ether.h>
|
|
#include <netinet/ip.h>
|
|
#include <netinet/ip6.h>
|
|
#include <netinet/tcp.h>
|
|
#include <netinet/tcp_lro.h>
|
|
#include <netinet/udp.h>
|
|
#include <netinet/sctp.h>
|
|
|
|
#include <machine/in_cksum.h>
|
|
|
|
#include <sys/bus.h>
|
|
#include <machine/bus.h>
|
|
#include <sys/rman.h>
|
|
#include <machine/resource.h>
|
|
#include <vm/vm.h>
|
|
#include <vm/pmap.h>
|
|
#include <machine/clock.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <dev/pci/pcireg.h>
|
|
#include <sys/proc.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/endian.h>
|
|
#include <sys/taskqueue.h>
|
|
#include <sys/pcpu.h>
|
|
#include <sys/smp.h>
|
|
#include <sys/sbuf.h>
|
|
#include <machine/smp.h>
|
|
#include <machine/stdarg.h>
|
|
|
|
#ifdef RSS
|
|
#include <net/rss_config.h>
|
|
#include <netinet/in_rss.h>
|
|
#endif
|
|
|
|
#include "i40e_type.h"
|
|
#include "i40e_prototype.h"
|
|
|
|
#define MAC_FORMAT "%02x:%02x:%02x:%02x:%02x:%02x"
|
|
#define MAC_FORMAT_ARGS(mac_addr) \
|
|
(mac_addr)[0], (mac_addr)[1], (mac_addr)[2], (mac_addr)[3], \
|
|
(mac_addr)[4], (mac_addr)[5]
|
|
#define ON_OFF_STR(is_set) ((is_set) ? "On" : "Off")
|
|
|
|
#ifdef IXL_DEBUG
|
|
|
|
#define _DBG_PRINTF(S, ...) printf("%s: " S "\n", __func__, ##__VA_ARGS__)
|
|
#define _DEV_DBG_PRINTF(dev, S, ...) device_printf(dev, "%s: " S "\n", __func__, ##__VA_ARGS__)
|
|
#define _IF_DBG_PRINTF(ifp, S, ...) if_printf(ifp, "%s: " S "\n", __func__, ##__VA_ARGS__)
|
|
|
|
/* Defines for printing generic debug information */
|
|
#define DPRINTF(...) _DBG_PRINTF(__VA_ARGS__)
|
|
#define DDPRINTF(...) _DEV_DBG_PRINTF(__VA_ARGS__)
|
|
#define IDPRINTF(...) _IF_DBG_PRINTF(__VA_ARGS__)
|
|
|
|
/* Defines for printing specific debug information */
|
|
#define DEBUG_INIT 1
|
|
#define DEBUG_IOCTL 1
|
|
#define DEBUG_HW 1
|
|
|
|
#define INIT_DEBUGOUT(...) if (DEBUG_INIT) _DBG_PRINTF(__VA_ARGS__)
|
|
#define INIT_DBG_DEV(...) if (DEBUG_INIT) _DEV_DBG_PRINTF(__VA_ARGS__)
|
|
#define INIT_DBG_IF(...) if (DEBUG_INIT) _IF_DBG_PRINTF(__VA_ARGS__)
|
|
|
|
#define IOCTL_DEBUGOUT(...) if (DEBUG_IOCTL) _DBG_PRINTF(__VA_ARGS__)
|
|
#define IOCTL_DBG_IF2(ifp, S, ...) if (DEBUG_IOCTL) \
|
|
if_printf(ifp, S "\n", ##__VA_ARGS__)
|
|
#define IOCTL_DBG_IF(...) if (DEBUG_IOCTL) _IF_DBG_PRINTF(__VA_ARGS__)
|
|
|
|
#define HW_DEBUGOUT(...) if (DEBUG_HW) _DBG_PRINTF(__VA_ARGS__)
|
|
|
|
#else /* no IXL_DEBUG */
|
|
#define DEBUG_INIT 0
|
|
#define DEBUG_IOCTL 0
|
|
#define DEBUG_HW 0
|
|
|
|
#define DPRINTF(...)
|
|
#define DDPRINTF(...)
|
|
#define IDPRINTF(...)
|
|
|
|
#define INIT_DEBUGOUT(...)
|
|
#define INIT_DBG_DEV(...)
|
|
#define INIT_DBG_IF(...)
|
|
#define IOCTL_DEBUGOUT(...)
|
|
#define IOCTL_DBG_IF2(...)
|
|
#define IOCTL_DBG_IF(...)
|
|
#define HW_DEBUGOUT(...)
|
|
#endif /* IXL_DEBUG */
|
|
|
|
enum ixl_dbg_mask {
|
|
IXL_DBG_INFO = 0x00000001,
|
|
IXL_DBG_EN_DIS = 0x00000002,
|
|
IXL_DBG_AQ = 0x00000004,
|
|
IXL_DBG_NVMUPD = 0x00000008,
|
|
|
|
IXL_DBG_IOCTL_KNOWN = 0x00000010,
|
|
IXL_DBG_IOCTL_UNKNOWN = 0x00000020,
|
|
IXL_DBG_IOCTL_ALL = 0x00000030,
|
|
|
|
I40E_DEBUG_RSS = 0x00000100,
|
|
|
|
IXL_DBG_IOV = 0x00001000,
|
|
IXL_DBG_IOV_VC = 0x00002000,
|
|
|
|
IXL_DBG_SWITCH_INFO = 0x00010000,
|
|
IXL_DBG_I2C = 0x00020000,
|
|
|
|
IXL_DBG_ALL = 0xFFFFFFFF
|
|
};
|
|
|
|
/* Tunables */
|
|
|
|
/*
|
|
* Ring Descriptors Valid Range: 32-4096 Default Value: 1024 This value is the
|
|
* number of tx/rx descriptors allocated by the driver. Increasing this
|
|
* value allows the driver to queue more operations.
|
|
*
|
|
* Tx descriptors are always 16 bytes, but Rx descriptors can be 32 bytes.
|
|
* The driver currently always uses 32 byte Rx descriptors.
|
|
*/
|
|
#define IXL_DEFAULT_RING 1024
|
|
#define IXL_MAX_RING 4096
|
|
#define IXL_MIN_RING 64
|
|
#define IXL_RING_INCREMENT 32
|
|
|
|
#define IXL_AQ_LEN 256
|
|
#define IXL_AQ_LEN_MAX 1024
|
|
|
|
/*
|
|
** Default number of entries in Tx queue buf_ring.
|
|
*/
|
|
#define DEFAULT_TXBRSZ 4096
|
|
|
|
/* Alignment for rings */
|
|
#define DBA_ALIGN 128
|
|
|
|
/*
|
|
* This is the max watchdog interval, ie. the time that can
|
|
* pass between any two TX clean operations, such only happening
|
|
* when the TX hardware is functioning.
|
|
*
|
|
* XXX: Watchdog currently counts down in units of (hz)
|
|
* Set this to just (hz) if you want queues to hang under a little bit of stress
|
|
*/
|
|
#define IXL_WATCHDOG (10 * hz)
|
|
|
|
/*
|
|
* This parameters control when the driver calls the routine to reclaim
|
|
* transmit descriptors.
|
|
*/
|
|
#define IXL_TX_CLEANUP_THRESHOLD (que->num_tx_desc / 8)
|
|
#define IXL_TX_OP_THRESHOLD (que->num_tx_desc / 32)
|
|
|
|
#define MAX_MULTICAST_ADDR 128
|
|
|
|
#define IXL_MSIX_BAR 3
|
|
#define IXL_ADM_LIMIT 2
|
|
#define IXL_TSO_SIZE 65535
|
|
#define IXL_AQ_BUF_SZ ((u32) 4096)
|
|
#define IXL_RX_HDR 128
|
|
#define IXL_RX_LIMIT 512
|
|
#define IXL_RX_ITR 0
|
|
#define IXL_TX_ITR 1
|
|
#define IXL_ITR_NONE 3
|
|
#define IXL_QUEUE_EOL 0x7FF
|
|
#define IXL_MAX_FRAME 9728
|
|
#define IXL_MAX_TX_SEGS 8
|
|
#define IXL_MAX_TSO_SEGS 128
|
|
#define IXL_SPARSE_CHAIN 7
|
|
#define IXL_QUEUE_HUNG 0x80000000
|
|
#define IXL_MIN_TSO_MSS 64
|
|
#define IXL_MAX_DMA_SEG_SIZE ((16 * 1024) - 1)
|
|
|
|
#define IXL_RSS_KEY_SIZE_REG 13
|
|
#define IXL_RSS_KEY_SIZE (IXL_RSS_KEY_SIZE_REG * 4)
|
|
#define IXL_RSS_VSI_LUT_SIZE 64 /* X722 -> VSI, X710 -> VF */
|
|
#define IXL_RSS_VSI_LUT_ENTRY_MASK 0x3F
|
|
#define IXL_RSS_VF_LUT_ENTRY_MASK 0xF
|
|
|
|
#define IXL_VF_MAX_BUFFER 0x3F80
|
|
#define IXL_VF_MAX_HDR_BUFFER 0x840
|
|
#define IXL_VF_MAX_FRAME 0x3FFF
|
|
|
|
/* ERJ: hardware can support ~2k (SW5+) filters between all functions */
|
|
#define IXL_MAX_FILTERS 256
|
|
#define IXL_MAX_TX_BUSY 10
|
|
|
|
#define IXL_NVM_VERSION_LO_SHIFT 0
|
|
#define IXL_NVM_VERSION_LO_MASK (0xff << IXL_NVM_VERSION_LO_SHIFT)
|
|
#define IXL_NVM_VERSION_HI_SHIFT 12
|
|
#define IXL_NVM_VERSION_HI_MASK (0xf << IXL_NVM_VERSION_HI_SHIFT)
|
|
|
|
/*
|
|
* Interrupt Moderation parameters
|
|
* Multiply ITR values by 2 for real ITR value
|
|
*/
|
|
#define IXL_MAX_ITR 0x0FF0
|
|
#define IXL_ITR_100K 0x0005
|
|
#define IXL_ITR_20K 0x0019
|
|
#define IXL_ITR_8K 0x003E
|
|
#define IXL_ITR_4K 0x007A
|
|
#define IXL_ITR_1K 0x01F4
|
|
#define IXL_ITR_DYNAMIC 0x8000
|
|
#define IXL_LOW_LATENCY 0
|
|
#define IXL_AVE_LATENCY 1
|
|
#define IXL_BULK_LATENCY 2
|
|
|
|
/* MacVlan Flags */
|
|
#define IXL_FILTER_USED (u16)(1 << 0)
|
|
#define IXL_FILTER_VLAN (u16)(1 << 1)
|
|
#define IXL_FILTER_ADD (u16)(1 << 2)
|
|
#define IXL_FILTER_DEL (u16)(1 << 3)
|
|
#define IXL_FILTER_MC (u16)(1 << 4)
|
|
|
|
/* used in the vlan field of the filter when not a vlan */
|
|
#define IXL_VLAN_ANY -1
|
|
|
|
#define CSUM_OFFLOAD_IPV4 (CSUM_IP|CSUM_TCP|CSUM_UDP|CSUM_SCTP)
|
|
#define CSUM_OFFLOAD_IPV6 (CSUM_TCP_IPV6|CSUM_UDP_IPV6|CSUM_SCTP_IPV6)
|
|
#define CSUM_OFFLOAD (CSUM_OFFLOAD_IPV4|CSUM_OFFLOAD_IPV6|CSUM_TSO)
|
|
|
|
/* Misc flags for ixl_vsi.flags */
|
|
#define IXL_FLAGS_KEEP_TSO4 (1 << 0)
|
|
#define IXL_FLAGS_KEEP_TSO6 (1 << 1)
|
|
#define IXL_FLAGS_USES_MSIX (1 << 2)
|
|
#define IXL_FLAGS_IS_VF (1 << 3)
|
|
|
|
#define IXL_VF_RESET_TIMEOUT 100
|
|
|
|
#define IXL_VSI_DATA_PORT 0x01
|
|
|
|
#define IXLV_MAX_QUEUES 16
|
|
#define IXL_MAX_VSI_QUEUES (2 * (I40E_VSILAN_QTABLE_MAX_INDEX + 1))
|
|
|
|
#define IXL_RX_CTX_BASE_UNITS 128
|
|
#define IXL_TX_CTX_BASE_UNITS 128
|
|
|
|
#define IXL_VPINT_LNKLSTN_REG(hw, vector, vf_num) \
|
|
I40E_VPINT_LNKLSTN(((vector) - 1) + \
|
|
(((hw)->func_caps.num_msix_vectors_vf - 1) * (vf_num)))
|
|
|
|
#define IXL_VFINT_DYN_CTLN_REG(hw, vector, vf_num) \
|
|
I40E_VFINT_DYN_CTLN(((vector) - 1) + \
|
|
(((hw)->func_caps.num_msix_vectors_vf - 1) * (vf_num)))
|
|
|
|
#define IXL_PF_PCI_CIAA_VF_DEVICE_STATUS 0xAA
|
|
|
|
#define IXL_PF_PCI_CIAD_VF_TRANS_PENDING_MASK 0x20
|
|
|
|
#define IXL_GLGEN_VFLRSTAT_INDEX(glb_vf) ((glb_vf) / 32)
|
|
#define IXL_GLGEN_VFLRSTAT_MASK(glb_vf) (1 << ((glb_vf) % 32))
|
|
|
|
#define IXL_MAX_ITR_IDX 3
|
|
|
|
#define IXL_END_OF_INTR_LNKLST 0x7FF
|
|
|
|
#define IXL_DEFAULT_RSS_HENA_BASE (\
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_TCP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_SCTP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_OTHER) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV4) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_TCP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_SCTP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_OTHER) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV6) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_L2_PAYLOAD))
|
|
|
|
#define IXL_DEFAULT_RSS_HENA_XL710 IXL_DEFAULT_RSS_HENA_BASE
|
|
|
|
#define IXL_DEFAULT_RSS_HENA_X722 (\
|
|
IXL_DEFAULT_RSS_HENA_BASE | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK) | \
|
|
BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK))
|
|
|
|
#define IXL_TX_LOCK(_sc) mtx_lock(&(_sc)->mtx)
|
|
#define IXL_TX_UNLOCK(_sc) mtx_unlock(&(_sc)->mtx)
|
|
#define IXL_TX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->mtx)
|
|
#define IXL_TX_TRYLOCK(_sc) mtx_trylock(&(_sc)->mtx)
|
|
#define IXL_TX_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->mtx, MA_OWNED)
|
|
|
|
#define IXL_RX_LOCK(_sc) mtx_lock(&(_sc)->mtx)
|
|
#define IXL_RX_UNLOCK(_sc) mtx_unlock(&(_sc)->mtx)
|
|
#define IXL_RX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->mtx)
|
|
|
|
/* Pre-11 counter(9) compatibility */
|
|
#if __FreeBSD_version >= 1100036
|
|
#define IXL_SET_IPACKETS(vsi, count) (vsi)->ipackets = (count)
|
|
#define IXL_SET_IERRORS(vsi, count) (vsi)->ierrors = (count)
|
|
#define IXL_SET_OPACKETS(vsi, count) (vsi)->opackets = (count)
|
|
#define IXL_SET_OERRORS(vsi, count) (vsi)->oerrors = (count)
|
|
#define IXL_SET_COLLISIONS(vsi, count) /* Do nothing; collisions is always 0. */
|
|
#define IXL_SET_IBYTES(vsi, count) (vsi)->ibytes = (count)
|
|
#define IXL_SET_OBYTES(vsi, count) (vsi)->obytes = (count)
|
|
#define IXL_SET_IMCASTS(vsi, count) (vsi)->imcasts = (count)
|
|
#define IXL_SET_OMCASTS(vsi, count) (vsi)->omcasts = (count)
|
|
#define IXL_SET_IQDROPS(vsi, count) (vsi)->iqdrops = (count)
|
|
#define IXL_SET_OQDROPS(vsi, count) (vsi)->oqdrops = (count)
|
|
#define IXL_SET_NOPROTO(vsi, count) (vsi)->noproto = (count)
|
|
#else
|
|
#define IXL_SET_IPACKETS(vsi, count) (vsi)->ifp->if_ipackets = (count)
|
|
#define IXL_SET_IERRORS(vsi, count) (vsi)->ifp->if_ierrors = (count)
|
|
#define IXL_SET_OPACKETS(vsi, count) (vsi)->ifp->if_opackets = (count)
|
|
#define IXL_SET_OERRORS(vsi, count) (vsi)->ifp->if_oerrors = (count)
|
|
#define IXL_SET_COLLISIONS(vsi, count) (vsi)->ifp->if_collisions = (count)
|
|
#define IXL_SET_IBYTES(vsi, count) (vsi)->ifp->if_ibytes = (count)
|
|
#define IXL_SET_OBYTES(vsi, count) (vsi)->ifp->if_obytes = (count)
|
|
#define IXL_SET_IMCASTS(vsi, count) (vsi)->ifp->if_imcasts = (count)
|
|
#define IXL_SET_OMCASTS(vsi, count) (vsi)->ifp->if_omcasts = (count)
|
|
#define IXL_SET_IQDROPS(vsi, count) (vsi)->ifp->if_iqdrops = (count)
|
|
#define IXL_SET_OQDROPS(vsi, odrops) (vsi)->ifp->if_snd.ifq_drops = (odrops)
|
|
#define IXL_SET_NOPROTO(vsi, count) (vsi)->noproto = (count)
|
|
#endif
|
|
|
|
/*
|
|
*****************************************************************************
|
|
* vendor_info_array
|
|
*
|
|
* This array contains the list of Subvendor/Subdevice IDs on which the driver
|
|
* should load.
|
|
*
|
|
*****************************************************************************
|
|
*/
|
|
typedef struct _ixl_vendor_info_t {
|
|
unsigned int vendor_id;
|
|
unsigned int device_id;
|
|
unsigned int subvendor_id;
|
|
unsigned int subdevice_id;
|
|
unsigned int index;
|
|
} ixl_vendor_info_t;
|
|
|
|
|
|
struct ixl_tx_buf {
|
|
u32 eop_index;
|
|
struct mbuf *m_head;
|
|
bus_dmamap_t map;
|
|
bus_dma_tag_t tag;
|
|
};
|
|
|
|
struct ixl_rx_buf {
|
|
struct mbuf *m_head;
|
|
struct mbuf *m_pack;
|
|
struct mbuf *fmp;
|
|
bus_dmamap_t hmap;
|
|
bus_dmamap_t pmap;
|
|
};
|
|
|
|
/*
|
|
** This struct has multiple uses, multicast
|
|
** addresses, vlans, and mac filters all use it.
|
|
*/
|
|
struct ixl_mac_filter {
|
|
SLIST_ENTRY(ixl_mac_filter) next;
|
|
u8 macaddr[ETHER_ADDR_LEN];
|
|
s16 vlan;
|
|
u16 flags;
|
|
};
|
|
|
|
/*
|
|
* The Transmit ring control struct
|
|
*/
|
|
struct tx_ring {
|
|
struct ixl_queue *que;
|
|
struct mtx mtx;
|
|
u32 tail;
|
|
struct i40e_tx_desc *base;
|
|
struct i40e_dma_mem dma;
|
|
u16 next_avail;
|
|
u16 next_to_clean;
|
|
u16 atr_rate;
|
|
u16 atr_count;
|
|
u32 itr;
|
|
u32 latency;
|
|
struct ixl_tx_buf *buffers;
|
|
volatile u16 avail;
|
|
u32 cmd;
|
|
bus_dma_tag_t tx_tag;
|
|
bus_dma_tag_t tso_tag;
|
|
char mtx_name[16];
|
|
struct buf_ring *br;
|
|
s32 watchdog_timer;
|
|
|
|
/* Used for Dynamic ITR calculation */
|
|
u32 packets;
|
|
u32 bytes;
|
|
|
|
/* Soft Stats */
|
|
u64 tx_bytes;
|
|
u64 no_desc;
|
|
u64 total_packets;
|
|
};
|
|
|
|
|
|
/*
|
|
* The Receive ring control struct
|
|
*/
|
|
struct rx_ring {
|
|
struct ixl_queue *que;
|
|
struct mtx mtx;
|
|
union i40e_rx_desc *base;
|
|
struct i40e_dma_mem dma;
|
|
struct lro_ctrl lro;
|
|
bool lro_enabled;
|
|
bool hdr_split;
|
|
bool discard;
|
|
u32 next_refresh;
|
|
u32 next_check;
|
|
u32 itr;
|
|
u32 latency;
|
|
char mtx_name[16];
|
|
struct ixl_rx_buf *buffers;
|
|
u32 mbuf_sz;
|
|
u32 tail;
|
|
bus_dma_tag_t htag;
|
|
bus_dma_tag_t ptag;
|
|
|
|
/* Used for Dynamic ITR calculation */
|
|
u32 packets;
|
|
u32 bytes;
|
|
|
|
/* Soft stats */
|
|
u64 split;
|
|
u64 rx_packets;
|
|
u64 rx_bytes;
|
|
u64 desc_errs;
|
|
u64 not_done;
|
|
};
|
|
|
|
/*
|
|
** Driver queue struct: this is the interrupt container
|
|
** for the associated tx and rx ring pair.
|
|
*/
|
|
struct ixl_queue {
|
|
struct ixl_vsi *vsi;
|
|
u32 me;
|
|
u32 msix; /* This queue's MSIX vector */
|
|
u32 eims; /* This queue's EIMS bit */
|
|
struct resource *res;
|
|
void *tag;
|
|
int num_tx_desc; /* both tx and rx */
|
|
int num_rx_desc; /* both tx and rx */
|
|
#ifdef DEV_NETMAP
|
|
int num_desc; /* for compatibility with current netmap code in kernel */
|
|
#endif
|
|
struct tx_ring txr;
|
|
struct rx_ring rxr;
|
|
struct task task;
|
|
struct task tx_task;
|
|
struct taskqueue *tq;
|
|
|
|
/* Queue stats */
|
|
u64 irqs;
|
|
u64 tso;
|
|
u64 mbuf_defrag_failed;
|
|
u64 mbuf_hdr_failed;
|
|
u64 mbuf_pkt_failed;
|
|
u64 tx_dmamap_failed;
|
|
u64 dropped_pkts;
|
|
u64 mss_too_small;
|
|
};
|
|
|
|
/*
|
|
** Virtual Station Interface
|
|
*/
|
|
SLIST_HEAD(ixl_ftl_head, ixl_mac_filter);
|
|
struct ixl_vsi {
|
|
void *back;
|
|
struct ifnet *ifp;
|
|
device_t dev;
|
|
struct i40e_hw *hw;
|
|
struct ifmedia media;
|
|
enum i40e_vsi_type type;
|
|
int id;
|
|
u16 num_queues;
|
|
int num_tx_desc;
|
|
int num_rx_desc;
|
|
u32 rx_itr_setting;
|
|
u32 tx_itr_setting;
|
|
u16 max_frame_size;
|
|
bool enable_head_writeback;
|
|
|
|
struct ixl_queue *queues; /* head of queues */
|
|
|
|
u16 vsi_num;
|
|
bool link_active;
|
|
u16 seid;
|
|
u16 uplink_seid;
|
|
u16 downlink_seid;
|
|
|
|
/* MAC/VLAN Filter list */
|
|
struct ixl_ftl_head ftl;
|
|
u16 num_macs;
|
|
|
|
/* Contains readylist & stat counter id */
|
|
struct i40e_aqc_vsi_properties_data info;
|
|
|
|
eventhandler_tag vlan_attach;
|
|
eventhandler_tag vlan_detach;
|
|
u16 num_vlans;
|
|
|
|
/* Per-VSI stats from hardware */
|
|
struct i40e_eth_stats eth_stats;
|
|
struct i40e_eth_stats eth_stats_offsets;
|
|
bool stat_offsets_loaded;
|
|
/* VSI stat counters */
|
|
u64 ipackets;
|
|
u64 ierrors;
|
|
u64 opackets;
|
|
u64 oerrors;
|
|
u64 ibytes;
|
|
u64 obytes;
|
|
u64 imcasts;
|
|
u64 omcasts;
|
|
u64 iqdrops;
|
|
u64 oqdrops;
|
|
u64 noproto;
|
|
|
|
/* Driver statistics */
|
|
u64 hw_filters_del;
|
|
u64 hw_filters_add;
|
|
|
|
/* Misc. */
|
|
u64 flags;
|
|
struct sysctl_oid *vsi_node;
|
|
};
|
|
|
|
/*
|
|
** Find the number of unrefreshed RX descriptors
|
|
*/
|
|
static inline u16
|
|
ixl_rx_unrefreshed(struct ixl_queue *que)
|
|
{
|
|
struct rx_ring *rxr = &que->rxr;
|
|
|
|
if (rxr->next_check > rxr->next_refresh)
|
|
return (rxr->next_check - rxr->next_refresh - 1);
|
|
else
|
|
return ((que->num_rx_desc + rxr->next_check) -
|
|
rxr->next_refresh - 1);
|
|
}
|
|
|
|
/*
|
|
** Find the next available unused filter
|
|
*/
|
|
static inline struct ixl_mac_filter *
|
|
ixl_get_filter(struct ixl_vsi *vsi)
|
|
{
|
|
struct ixl_mac_filter *f;
|
|
|
|
/* create a new empty filter */
|
|
f = malloc(sizeof(struct ixl_mac_filter),
|
|
M_DEVBUF, M_NOWAIT | M_ZERO);
|
|
if (f)
|
|
SLIST_INSERT_HEAD(&vsi->ftl, f, next);
|
|
|
|
return (f);
|
|
}
|
|
|
|
/*
|
|
** Compare two ethernet addresses
|
|
*/
|
|
static inline bool
|
|
cmp_etheraddr(const u8 *ea1, const u8 *ea2)
|
|
{
|
|
bool cmp = FALSE;
|
|
|
|
if ((ea1[0] == ea2[0]) && (ea1[1] == ea2[1]) &&
|
|
(ea1[2] == ea2[2]) && (ea1[3] == ea2[3]) &&
|
|
(ea1[4] == ea2[4]) && (ea1[5] == ea2[5]))
|
|
cmp = TRUE;
|
|
|
|
return (cmp);
|
|
}
|
|
|
|
/*
|
|
* Return next largest power of 2, unsigned
|
|
*
|
|
* Public domain, from Bit Twiddling Hacks
|
|
*/
|
|
static inline u32
|
|
next_power_of_two(u32 n)
|
|
{
|
|
n--;
|
|
n |= n >> 1;
|
|
n |= n >> 2;
|
|
n |= n >> 4;
|
|
n |= n >> 8;
|
|
n |= n >> 16;
|
|
n++;
|
|
|
|
/* Next power of two > 0 is 1 */
|
|
n += (n == 0);
|
|
|
|
return (n);
|
|
}
|
|
|
|
/*
|
|
* Info for stats sysctls
|
|
*/
|
|
struct ixl_sysctl_info {
|
|
u64 *stat;
|
|
char *name;
|
|
char *description;
|
|
};
|
|
|
|
extern const uint8_t ixl_bcast_addr[ETHER_ADDR_LEN];
|
|
|
|
/*********************************************************************
|
|
* TXRX Function prototypes
|
|
*********************************************************************/
|
|
int ixl_allocate_tx_data(struct ixl_queue *);
|
|
int ixl_allocate_rx_data(struct ixl_queue *);
|
|
void ixl_init_tx_ring(struct ixl_queue *);
|
|
int ixl_init_rx_ring(struct ixl_queue *);
|
|
bool ixl_rxeof(struct ixl_queue *, int);
|
|
bool ixl_txeof(struct ixl_queue *);
|
|
void ixl_free_que_tx(struct ixl_queue *);
|
|
void ixl_free_que_rx(struct ixl_queue *);
|
|
|
|
int ixl_mq_start(struct ifnet *, struct mbuf *);
|
|
int ixl_mq_start_locked(struct ifnet *, struct tx_ring *);
|
|
void ixl_deferred_mq_start(void *, int);
|
|
|
|
void ixl_vsi_setup_rings_size(struct ixl_vsi *, int, int);
|
|
int ixl_queue_hang_check(struct ixl_vsi *);
|
|
void ixl_free_vsi(struct ixl_vsi *);
|
|
void ixl_qflush(struct ifnet *);
|
|
|
|
/* Common function prototypes between PF/VF driver */
|
|
#if __FreeBSD_version >= 1100000
|
|
uint64_t ixl_get_counter(if_t ifp, ift_counter cnt);
|
|
#endif
|
|
void ixl_get_default_rss_key(u32 *);
|
|
const char * i40e_vc_stat_str(struct i40e_hw *hw,
|
|
enum virtchnl_status_code stat_err);
|
|
void ixl_set_busmaster(device_t);
|
|
void ixl_set_msix_enable(device_t);
|
|
#endif /* _IXL_H_ */
|