53f32078e5
CB710, CB720, CB1211, CB1225, CB1410 and CB1420 These are likely licensed designed from TI, and the Linux PCMCIA code treats them as TI chips. Add comment, but no ID for the 711E1 from O2Micro.
2093 lines
62 KiB
C
2093 lines
62 KiB
C
/*
|
|
* Copyright (c) 2002-2003 M. Warner Losh.
|
|
* Copyright (c) 2000,2001 Jonathan Chen.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions, and the following disclaimer,
|
|
* without modification, immediately at the beginning of the file.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/*
|
|
* Copyright (c) 1998, 1999 and 2000
|
|
* HAYAKAWA Koichi. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by HAYAKAWA Koichi.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Driver for PCI to CardBus Bridge chips
|
|
*
|
|
* References:
|
|
* TI Datasheets:
|
|
* http://www-s.ti.com/cgi-bin/sc/generic2.cgi?family=PCI+CARDBUS+CONTROLLERS
|
|
*
|
|
* Written by Jonathan Chen <jon@freebsd.org>
|
|
* The author would like to acknowledge:
|
|
* * HAYAKAWA Koichi: Author of the NetBSD code for the same thing
|
|
* * Warner Losh: Newbus/newcard guru and author of the pccard side of things
|
|
* * YAMAMOTO Shigeru: Author of another FreeBSD cardbus driver
|
|
* * David Cross: Author of the initial ugly hack for a specific cardbus card
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/proc.h>
|
|
#include <sys/condvar.h>
|
|
#include <sys/errno.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/lock.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/mutex.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/kthread.h>
|
|
#include <sys/bus.h>
|
|
#include <machine/bus.h>
|
|
#include <sys/rman.h>
|
|
#include <machine/resource.h>
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <machine/clock.h>
|
|
|
|
#include <dev/pccard/pccardreg.h>
|
|
#include <dev/pccard/pccardvar.h>
|
|
|
|
#include <dev/exca/excareg.h>
|
|
#include <dev/exca/excavar.h>
|
|
|
|
#include <dev/pccbb/pccbbreg.h>
|
|
#include <dev/pccbb/pccbbvar.h>
|
|
|
|
#include "power_if.h"
|
|
#include "card_if.h"
|
|
#include "pcib_if.h"
|
|
|
|
#define DPRINTF(x) do { if (cbb_debug) printf x; } while (0)
|
|
#define DEVPRINTF(x) do { if (cbb_debug) device_printf x; } while (0)
|
|
|
|
#define PCI_MASK_CONFIG(DEV,REG,MASK,SIZE) \
|
|
pci_write_config(DEV, REG, pci_read_config(DEV, REG, SIZE) MASK, SIZE)
|
|
#define PCI_MASK2_CONFIG(DEV,REG,MASK1,MASK2,SIZE) \
|
|
pci_write_config(DEV, REG, ( \
|
|
pci_read_config(DEV, REG, SIZE) MASK1) MASK2, SIZE)
|
|
|
|
#define CBB_CARD_PRESENT(s) ((s & CBB_STATE_CD) == 0)
|
|
|
|
#define CBB_START_MEM 0x88000000
|
|
#define CBB_START_32_IO 0x1000
|
|
#define CBB_START_16_IO 0x100
|
|
|
|
struct yenta_chipinfo {
|
|
uint32_t yc_id;
|
|
const char *yc_name;
|
|
int yc_chiptype;
|
|
} yc_chipsets[] = {
|
|
/* Texas Instruments chips */
|
|
{PCIC_ID_TI1031, "TI1031 PCI-PC Card Bridge", CB_TI113X},
|
|
{PCIC_ID_TI1130, "TI1130 PCI-CardBus Bridge", CB_TI113X},
|
|
{PCIC_ID_TI1131, "TI1131 PCI-CardBus Bridge", CB_TI113X},
|
|
|
|
{PCIC_ID_TI1210, "TI1210 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1211, "TI1211 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1220, "TI1220 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1221, "TI1221 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1225, "TI1225 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1250, "TI1250 PCI-CardBus Bridge", CB_TI125X},
|
|
{PCIC_ID_TI1251, "TI1251 PCI-CardBus Bridge", CB_TI125X},
|
|
{PCIC_ID_TI1251B,"TI1251B PCI-CardBus Bridge",CB_TI125X},
|
|
{PCIC_ID_TI1260, "TI1260 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1260B,"TI1260B PCI-CardBus Bridge",CB_TI12XX},
|
|
{PCIC_ID_TI1410, "TI1410 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1420, "TI1420 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1421, "TI1421 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1450, "TI1450 PCI-CardBus Bridge", CB_TI125X}, /*SIC!*/
|
|
{PCIC_ID_TI1451, "TI1451 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1510, "TI1510 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI1520, "TI1520 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI4410, "TI4410 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI4450, "TI4450 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI4451, "TI4451 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_TI4510, "TI4510 PCI-CardBus Bridge", CB_TI12XX},
|
|
|
|
/* ENE */
|
|
{PCIC_ID_ENE_CB710, "ENE CB720 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_ENE_CB720, "ENE CB720 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_ENE_CB1211, "ENE CB1211 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_ENE_CB1225, "ENE CB1225 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_ENE_CB1410, "ENE CB1410 PCI-CardBus Bridge", CB_TI12XX},
|
|
{PCIC_ID_ENE_CB1420, "ENE CB1420 PCI-CardBus Bridge", CB_TI12XX},
|
|
|
|
/* Ricoh chips */
|
|
{PCIC_ID_RICOH_RL5C465, "RF5C465 PCI-CardBus Bridge", CB_RF5C46X},
|
|
{PCIC_ID_RICOH_RL5C466, "RF5C466 PCI-CardBus Bridge", CB_RF5C46X},
|
|
{PCIC_ID_RICOH_RL5C475, "RF5C475 PCI-CardBus Bridge", CB_RF5C47X},
|
|
{PCIC_ID_RICOH_RL5C476, "RF5C476 PCI-CardBus Bridge", CB_RF5C47X},
|
|
{PCIC_ID_RICOH_RL5C477, "RF5C477 PCI-CardBus Bridge", CB_RF5C47X},
|
|
{PCIC_ID_RICOH_RL5C478, "RF5C478 PCI-CardBus Bridge", CB_RF5C47X},
|
|
|
|
/* Toshiba products */
|
|
{PCIC_ID_TOPIC95, "ToPIC95 PCI-CardBus Bridge", CB_TOPIC95},
|
|
{PCIC_ID_TOPIC95B, "ToPIC95B PCI-CardBus Bridge", CB_TOPIC95},
|
|
{PCIC_ID_TOPIC97, "ToPIC97 PCI-CardBus Bridge", CB_TOPIC97},
|
|
{PCIC_ID_TOPIC100, "ToPIC100 PCI-CardBus Bridge", CB_TOPIC97},
|
|
|
|
/* Cirrus Logic */
|
|
{PCIC_ID_CLPD6832, "CLPD6832 PCI-CardBus Bridge", CB_CIRRUS},
|
|
{PCIC_ID_CLPD6833, "CLPD6833 PCI-CardBus Bridge", CB_CIRRUS},
|
|
{PCIC_ID_CLPD6834, "CLPD6834 PCI-CardBus Bridge", CB_CIRRUS},
|
|
|
|
/* 02Micro */
|
|
{PCIC_ID_OZ6832, "O2Micro OZ6832/6833 PCI-CardBus Bridge", CB_O2MICRO},
|
|
{PCIC_ID_OZ6860, "O2Micro OZ6836/6860 PCI-CardBus Bridge", CB_O2MICRO},
|
|
{PCIC_ID_OZ6872, "O2Micro OZ6812/6872 PCI-CardBus Bridge", CB_O2MICRO},
|
|
{PCIC_ID_OZ6912, "O2Micro OZ6912/6972 PCI-CardBus Bridge", CB_O2MICRO},
|
|
{PCIC_ID_OZ6922, "O2Micro OZ6922 PCI-CardBus Bridge", CB_O2MICRO},
|
|
{PCIC_ID_OZ6933, "O2Micro OZ6933 PCI-CardBus Bridge", CB_O2MICRO},
|
|
/* 711E1 */
|
|
|
|
/* sentinel */
|
|
{0 /* null id */, "unknown", CB_UNKNOWN},
|
|
};
|
|
|
|
/* sysctl vars */
|
|
SYSCTL_NODE(_hw, OID_AUTO, cbb, CTLFLAG_RD, 0, "CBB parameters");
|
|
|
|
/* There's no way to say TUNEABLE_LONG to get the right types */
|
|
u_long cbb_start_mem = CBB_START_MEM;
|
|
TUNABLE_INT("hw.cbb.start_memory", (int *)&cbb_start_mem);
|
|
SYSCTL_ULONG(_hw_cbb, OID_AUTO, start_memory, CTLFLAG_RW,
|
|
&cbb_start_mem, CBB_START_MEM,
|
|
"Starting address for memory allocations");
|
|
|
|
u_long cbb_start_16_io = CBB_START_16_IO;
|
|
TUNABLE_INT("hw.cbb.start_16_io", (int *)&cbb_start_16_io);
|
|
SYSCTL_ULONG(_hw_cbb, OID_AUTO, start_16_io, CTLFLAG_RW,
|
|
&cbb_start_16_io, CBB_START_16_IO,
|
|
"Starting ioport for 16-bit cards");
|
|
|
|
u_long cbb_start_32_io = CBB_START_32_IO;
|
|
TUNABLE_INT("hw.cbb.start_32_io", (int *)&cbb_start_32_io);
|
|
SYSCTL_ULONG(_hw_cbb, OID_AUTO, start_32_io, CTLFLAG_RW,
|
|
&cbb_start_32_io, CBB_START_32_IO,
|
|
"Starting ioport for 32-bit cards");
|
|
|
|
int cbb_debug = 0;
|
|
TUNABLE_INT("hw.cbb.debug", &cbb_debug);
|
|
SYSCTL_ULONG(_hw_cbb, OID_AUTO, debug, CTLFLAG_RW, &cbb_debug, 0,
|
|
"Verbose cardbus bridge debugging");
|
|
|
|
static int cbb_chipset(uint32_t pci_id, const char **namep);
|
|
static int cbb_probe(device_t brdev);
|
|
static void cbb_chipinit(struct cbb_softc *sc);
|
|
static int cbb_attach(device_t brdev);
|
|
static int cbb_detach(device_t brdev);
|
|
static int cbb_shutdown(device_t brdev);
|
|
static void cbb_driver_added(device_t brdev, driver_t *driver);
|
|
static void cbb_child_detached(device_t brdev, device_t child);
|
|
static void cbb_event_thread(void *arg);
|
|
static void cbb_insert(struct cbb_softc *sc);
|
|
static void cbb_removal(struct cbb_softc *sc);
|
|
static void cbb_intr(void *arg);
|
|
static int cbb_detect_voltage(device_t brdev);
|
|
static int cbb_power(device_t brdev, int volts);
|
|
static void cbb_cardbus_reset(device_t brdev);
|
|
static int cbb_cardbus_power_enable_socket(device_t brdev,
|
|
device_t child);
|
|
static void cbb_cardbus_power_disable_socket(device_t brdev,
|
|
device_t child);
|
|
static int cbb_cardbus_io_open(device_t brdev, int win, uint32_t start,
|
|
uint32_t end);
|
|
static int cbb_cardbus_mem_open(device_t brdev, int win,
|
|
uint32_t start, uint32_t end);
|
|
static void cbb_cardbus_auto_open(struct cbb_softc *sc, int type);
|
|
static int cbb_cardbus_activate_resource(device_t brdev, device_t child,
|
|
int type, int rid, struct resource *res);
|
|
static int cbb_cardbus_deactivate_resource(device_t brdev,
|
|
device_t child, int type, int rid, struct resource *res);
|
|
static struct resource *cbb_cardbus_alloc_resource(device_t brdev,
|
|
device_t child, int type, int *rid, u_long start,
|
|
u_long end, u_long count, u_int flags);
|
|
static int cbb_cardbus_release_resource(device_t brdev, device_t child,
|
|
int type, int rid, struct resource *res);
|
|
static int cbb_power_enable_socket(device_t brdev, device_t child);
|
|
static void cbb_power_disable_socket(device_t brdev, device_t child);
|
|
static int cbb_activate_resource(device_t brdev, device_t child,
|
|
int type, int rid, struct resource *r);
|
|
static int cbb_deactivate_resource(device_t brdev, device_t child,
|
|
int type, int rid, struct resource *r);
|
|
static struct resource *cbb_alloc_resource(device_t brdev, device_t child,
|
|
int type, int *rid, u_long start, u_long end, u_long count,
|
|
u_int flags);
|
|
static int cbb_release_resource(device_t brdev, device_t child,
|
|
int type, int rid, struct resource *r);
|
|
static int cbb_read_ivar(device_t brdev, device_t child, int which,
|
|
uintptr_t *result);
|
|
static int cbb_write_ivar(device_t brdev, device_t child, int which,
|
|
uintptr_t value);
|
|
static int cbb_maxslots(device_t brdev);
|
|
static uint32_t cbb_read_config(device_t brdev, int b, int s, int f,
|
|
int reg, int width);
|
|
static void cbb_write_config(device_t brdev, int b, int s, int f,
|
|
int reg, uint32_t val, int width);
|
|
|
|
/*
|
|
*/
|
|
static __inline void
|
|
cbb_set(struct cbb_softc *sc, uint32_t reg, uint32_t val)
|
|
{
|
|
bus_space_write_4(sc->bst, sc->bsh, reg, val);
|
|
}
|
|
|
|
static __inline uint32_t
|
|
cbb_get(struct cbb_softc *sc, uint32_t reg)
|
|
{
|
|
return (bus_space_read_4(sc->bst, sc->bsh, reg));
|
|
}
|
|
|
|
static __inline void
|
|
cbb_setb(struct cbb_softc *sc, uint32_t reg, uint32_t bits)
|
|
{
|
|
cbb_set(sc, reg, cbb_get(sc, reg) | bits);
|
|
}
|
|
|
|
static __inline void
|
|
cbb_clrb(struct cbb_softc *sc, uint32_t reg, uint32_t bits)
|
|
{
|
|
cbb_set(sc, reg, cbb_get(sc, reg) & ~bits);
|
|
}
|
|
|
|
static void
|
|
cbb_remove_res(struct cbb_softc *sc, struct resource *res)
|
|
{
|
|
struct cbb_reslist *rle;
|
|
|
|
SLIST_FOREACH(rle, &sc->rl, link) {
|
|
if (rle->res == res) {
|
|
SLIST_REMOVE(&sc->rl, rle, cbb_reslist, link);
|
|
free(rle, M_DEVBUF);
|
|
return;
|
|
}
|
|
}
|
|
}
|
|
|
|
static struct resource *
|
|
cbb_find_res(struct cbb_softc *sc, int type, int rid)
|
|
{
|
|
struct cbb_reslist *rle;
|
|
|
|
SLIST_FOREACH(rle, &sc->rl, link)
|
|
if (SYS_RES_MEMORY == rle->type && rid == rle->rid)
|
|
return (rle->res);
|
|
return (NULL);
|
|
}
|
|
|
|
static void
|
|
cbb_insert_res(struct cbb_softc *sc, struct resource *res, int type,
|
|
int rid)
|
|
{
|
|
struct cbb_reslist *rle;
|
|
|
|
/*
|
|
* Need to record allocated resource so we can iterate through
|
|
* it later.
|
|
*/
|
|
rle = malloc(sizeof(struct cbb_reslist), M_DEVBUF, M_NOWAIT);
|
|
if (!res)
|
|
panic("cbb_cardbus_alloc_resource: can't record entry!");
|
|
rle->res = res;
|
|
rle->type = type;
|
|
rle->rid = rid;
|
|
SLIST_INSERT_HEAD(&sc->rl, rle, link);
|
|
}
|
|
|
|
static void
|
|
cbb_destroy_res(struct cbb_softc *sc)
|
|
{
|
|
struct cbb_reslist *rle;
|
|
|
|
while ((rle = SLIST_FIRST(&sc->rl)) != NULL) {
|
|
device_printf(sc->dev, "Danger Will Robinson: Resource "
|
|
"left allocated! This is a bug... "
|
|
"(rid=%x, type=%d, addr=%lx)\n", rle->rid, rle->type,
|
|
rman_get_start(rle->res));
|
|
SLIST_REMOVE_HEAD(&sc->rl, link);
|
|
free(rle, M_DEVBUF);
|
|
}
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* Probe/Attach */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_chipset(uint32_t pci_id, const char **namep)
|
|
{
|
|
struct yenta_chipinfo *ycp;
|
|
|
|
for (ycp = yc_chipsets; ycp->yc_id != 0 && pci_id != ycp->yc_id; ++ycp)
|
|
continue;
|
|
if (namep != NULL)
|
|
*namep = ycp->yc_name;
|
|
return (ycp->yc_chiptype);
|
|
}
|
|
|
|
static int
|
|
cbb_probe(device_t brdev)
|
|
{
|
|
const char *name;
|
|
uint32_t progif;
|
|
uint32_t subclass;
|
|
|
|
/*
|
|
* Do we know that we support the chipset? If so, then we
|
|
* accept the device.
|
|
*/
|
|
if (cbb_chipset(pci_get_devid(brdev), &name) != CB_UNKNOWN) {
|
|
device_set_desc(brdev, name);
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* We do support generic CardBus bridges. All that we've seen
|
|
* to date have progif 0 (the Yenta spec, and successors mandate
|
|
* this). We do not support PCI PCMCIA bridges (with one exception)
|
|
* with this driver since they generally are I/O mapped. Those
|
|
* are supported by the pcic driver. This should help us be more
|
|
* future proof.
|
|
*/
|
|
subclass = pci_get_subclass(brdev);
|
|
progif = pci_get_progif(brdev);
|
|
if (subclass == PCIS_BRIDGE_CARDBUS && progif == 0) {
|
|
device_set_desc(brdev, "PCI-CardBus Bridge");
|
|
return (0);
|
|
}
|
|
return (ENXIO);
|
|
}
|
|
|
|
|
|
/*
|
|
* Disable function interrupts by telling the bridge to generate IRQ1
|
|
* interrupts. These interrupts aren't really generated by the chip, since
|
|
* IRQ1 is reserved. Some chipsets assert INTA# inappropriately during
|
|
* initialization, so this helps to work around the problem.
|
|
*/
|
|
static void
|
|
cbb_disable_func_intr(struct cbb_softc *sc)
|
|
{
|
|
uint8_t reg;
|
|
|
|
reg = (exca_getb(&sc->exca, EXCA_INTR) & ~EXCA_INTR_IRQ_MASK) |
|
|
EXCA_INTR_IRQ_RESERVED1;
|
|
exca_putb(&sc->exca, EXCA_INTR, reg);
|
|
}
|
|
|
|
/*
|
|
* Enable function interrupts. We turn on function interrupts when the card
|
|
* requests an interrupt. The PCMCIA standard says that we should set
|
|
* the lower 4 bits to 0 to route via PCI. Note: we call this for both
|
|
* CardBus and R2 (PC Card) cases, but it should have no effect on CardBus
|
|
* cards.
|
|
*/
|
|
static void
|
|
cbb_enable_func_intr(struct cbb_softc *sc)
|
|
{
|
|
uint8_t reg;
|
|
|
|
reg = (exca_getb(&sc->exca, EXCA_INTR) & ~EXCA_INTR_IRQ_MASK) |
|
|
EXCA_INTR_IRQ_NONE;
|
|
exca_putb(&sc->exca, EXCA_INTR, reg);
|
|
}
|
|
|
|
static void
|
|
cbb_chipinit(struct cbb_softc *sc)
|
|
{
|
|
uint32_t mux, sysctrl, reg;
|
|
|
|
/* Set CardBus latency timer */
|
|
if (pci_read_config(sc->dev, PCIR_SECLAT_1, 1) < 0x20)
|
|
pci_write_config(sc->dev, PCIR_SECLAT_1, 0x20, 1);
|
|
|
|
/* Set PCI latency timer */
|
|
if (pci_read_config(sc->dev, PCIR_LATTIMER, 1) < 0x20)
|
|
pci_write_config(sc->dev, PCIR_LATTIMER, 0x20, 1);
|
|
|
|
/* Enable memory access */
|
|
PCI_MASK_CONFIG(sc->dev, PCIR_COMMAND,
|
|
| PCIM_CMD_MEMEN
|
|
| PCIM_CMD_PORTEN
|
|
| PCIM_CMD_BUSMASTEREN, 2);
|
|
|
|
/* disable Legacy IO */
|
|
switch (sc->chipset) {
|
|
case CB_RF5C46X:
|
|
PCI_MASK_CONFIG(sc->dev, CBBR_BRIDGECTRL,
|
|
& ~(CBBM_BRIDGECTRL_RL_3E0_EN |
|
|
CBBM_BRIDGECTRL_RL_3E2_EN), 2);
|
|
break;
|
|
default:
|
|
pci_write_config(sc->dev, CBBR_LEGACY, 0x0, 4);
|
|
break;
|
|
}
|
|
|
|
/* Use PCI interrupt for interrupt routing */
|
|
PCI_MASK2_CONFIG(sc->dev, CBBR_BRIDGECTRL,
|
|
& ~(CBBM_BRIDGECTRL_MASTER_ABORT |
|
|
CBBM_BRIDGECTRL_INTR_IREQ_EN),
|
|
| CBBM_BRIDGECTRL_WRITE_POST_EN,
|
|
2);
|
|
|
|
/*
|
|
* XXX this should be a function table, ala OLDCARD. This means
|
|
* that we could more easily support ISA interrupts for pccard
|
|
* cards if we had to.
|
|
*/
|
|
switch (sc->chipset) {
|
|
case CB_TI113X:
|
|
/*
|
|
* The TI 1031, TI 1130 and TI 1131 all require another bit
|
|
* be set to enable PCI routing of interrupts, and then
|
|
* a bit for each of the CSC and Function interrupts we
|
|
* want routed.
|
|
*/
|
|
PCI_MASK_CONFIG(sc->dev, CBBR_CBCTRL,
|
|
| CBBM_CBCTRL_113X_PCI_INTR |
|
|
CBBM_CBCTRL_113X_PCI_CSC | CBBM_CBCTRL_113X_PCI_IRQ_EN,
|
|
1);
|
|
PCI_MASK_CONFIG(sc->dev, CBBR_DEVCTRL,
|
|
& ~(CBBM_DEVCTRL_INT_SERIAL |
|
|
CBBM_DEVCTRL_INT_PCI), 1);
|
|
break;
|
|
case CB_TI12XX:
|
|
/*
|
|
* Some TI 12xx (and [14][45]xx) based pci cards
|
|
* sometimes have issues with the MFUNC register not
|
|
* being initialized due to a bad EEPROM on board.
|
|
* Laptops that this matters on have this register
|
|
* properly initialized.
|
|
*
|
|
* The TI125X parts have a different register.
|
|
*/
|
|
mux = pci_read_config(sc->dev, CBBR_MFUNC, 4);
|
|
sysctrl = pci_read_config(sc->dev, CBBR_SYSCTRL, 4);
|
|
if (mux == 0) {
|
|
mux = (mux & ~CBBM_MFUNC_PIN0) |
|
|
CBBM_MFUNC_PIN0_INTA;
|
|
if ((sysctrl & CBBM_SYSCTRL_INTRTIE) == 0)
|
|
mux = (mux & ~CBBM_MFUNC_PIN1) |
|
|
CBBM_MFUNC_PIN1_INTB;
|
|
pci_write_config(sc->dev, CBBR_MFUNC, mux, 4);
|
|
}
|
|
/*FALLTHROUGH*/
|
|
case CB_TI125X:
|
|
/*
|
|
* Disable zoom video. Some machines initialize this
|
|
* improperly and exerpience has shown that this helps
|
|
* prevent strange behavior.
|
|
*/
|
|
pci_write_config(sc->dev, CBBR_MMCTRL, 0, 4);
|
|
break;
|
|
case CB_O2MICRO:
|
|
/*
|
|
* Issue #1: INT# generated at the same time as
|
|
* selected ISA IRQ. When IREQ# or STSCHG# is active,
|
|
* in addition to the ISA IRQ being generated, INT#
|
|
* will also be generated at the same time.
|
|
*
|
|
* Some of the older controllers have an issue in
|
|
* which the slot's PCI INT# will be asserted whenever
|
|
* IREQ# or STSCGH# is asserted even if ExCA registers
|
|
* 03h or 05h have an ISA IRQ selected.
|
|
*
|
|
* The fix for this issue, which will work for any
|
|
* controller (old or new), is to set ExCA registers
|
|
* 3Ah (slot 0) & 7Ah (slot 1) bits 7:4 = 1010b.
|
|
* These bits are undocumented. By setting this
|
|
* register (of each slot) to '1010xxxxb' a routing of
|
|
* IREQ# to INTC# and STSCHG# to INTC# is selected.
|
|
* Since INTC# isn't connected there will be no
|
|
* unexpected PCI INT when IREQ# or STSCHG# is active.
|
|
* However, INTA# (slot 0) or INTB# (slot 1) will
|
|
* still be correctly generated if NO ISA IRQ is
|
|
* selected (ExCA regs 03h or 05h are cleared).
|
|
*/
|
|
reg = exca_getb(&sc->exca, EXCA_O2MICRO_CTRL_C);
|
|
reg = (reg & 0x0f) |
|
|
EXCA_O2CC_IREQ_INTC | EXCA_O2CC_STSCHG_INTC;
|
|
exca_putb(&sc->exca, EXCA_O2MICRO_CTRL_C, reg);
|
|
|
|
break;
|
|
case CB_TOPIC97:
|
|
/*
|
|
* Disable Zoom Video, ToPIC 97, 100.
|
|
*/
|
|
pci_write_config(sc->dev, CBBR_TOPIC_ZV_CONTROL, 0, 1);
|
|
/*
|
|
* ToPIC 97, 100
|
|
* At offset 0xa1: INTERRUPT CONTROL register
|
|
* 0x1: Turn on INT interrupts.
|
|
*/
|
|
PCI_MASK_CONFIG(sc->dev, CBBR_TOPIC_INTCTRL,
|
|
| CBBM_TOPIC_INTCTRL_INTIRQSEL, 1);
|
|
goto topic_common;
|
|
case CB_TOPIC95:
|
|
/*
|
|
* SOCKETCTRL appears to be TOPIC 95/B specific
|
|
*/
|
|
PCI_MASK_CONFIG(sc->dev, CBBR_TOPIC_SOCKETCTRL,
|
|
| CBBM_TOPIC_SOCKETCTRL_SCR_IRQSEL, 4);
|
|
|
|
topic_common:;
|
|
/*
|
|
* At offset 0xa0: SLOT CONTROL
|
|
* 0x80 Enable CardBus Functionality
|
|
* 0x40 Enable CardBus and PC Card registers
|
|
* 0x20 Lock ID in exca regs
|
|
* 0x10 Write protect ID in config regs
|
|
* Clear the rest of the bits, which defaults the slot
|
|
* in legacy mode to 0x3e0 and offset 0. (legacy
|
|
* mode is determined elsewhere)
|
|
*/
|
|
pci_write_config(sc->dev, CBBR_TOPIC_SLOTCTRL,
|
|
CBBM_TOPIC_SLOTCTRL_SLOTON |
|
|
CBBM_TOPIC_SLOTCTRL_SLOTEN |
|
|
CBBM_TOPIC_SLOTCTRL_ID_LOCK |
|
|
CBBM_TOPIC_SLOTCTRL_ID_WP, 1);
|
|
|
|
/*
|
|
* At offset 0xa3 Card Detect Control Register
|
|
* 0x80 CARDBUS enbale
|
|
* 0x01 Cleared for hardware change detect
|
|
*/
|
|
PCI_MASK2_CONFIG(sc->dev, CBBR_TOPIC_CDC,
|
|
| CBBM_TOPIC_CDC_CARDBUS,
|
|
& ~CBBM_TOPIC_CDC_SWDETECT, 4);
|
|
break;
|
|
}
|
|
|
|
/*
|
|
* Need to tell ExCA registers to CSC interrupts route via PCI
|
|
* interrupts. There are two ways to do this. Once is to set
|
|
* INTR_ENABLE and the other is to set CSC to 0. Since both
|
|
* methods are mutually compatible, we do both.
|
|
*/
|
|
exca_putb(&sc->exca, EXCA_INTR, EXCA_INTR_ENABLE);
|
|
exca_putb(&sc->exca, EXCA_CSC_INTR, 0);
|
|
|
|
cbb_disable_func_intr(sc);
|
|
|
|
/* close all memory and io windows */
|
|
pci_write_config(sc->dev, CBBR_MEMBASE0, 0xffffffff, 4);
|
|
pci_write_config(sc->dev, CBBR_MEMLIMIT0, 0, 4);
|
|
pci_write_config(sc->dev, CBBR_MEMBASE1, 0xffffffff, 4);
|
|
pci_write_config(sc->dev, CBBR_MEMLIMIT1, 0, 4);
|
|
pci_write_config(sc->dev, CBBR_IOBASE0, 0xffffffff, 4);
|
|
pci_write_config(sc->dev, CBBR_IOLIMIT0, 0, 4);
|
|
pci_write_config(sc->dev, CBBR_IOBASE1, 0xffffffff, 4);
|
|
pci_write_config(sc->dev, CBBR_IOLIMIT1, 0, 4);
|
|
}
|
|
|
|
#ifndef BURN_BRIDGES
|
|
static void
|
|
cbb_powerstate_d0(device_t dev)
|
|
{
|
|
u_int32_t membase, irq;
|
|
|
|
if (pci_get_powerstate(dev) != PCI_POWERSTATE_D0) {
|
|
/* Save important PCI config data. */
|
|
membase = pci_read_config(dev, CBBR_SOCKBASE, 4);
|
|
irq = pci_read_config(dev, PCIR_INTLINE, 4);
|
|
|
|
/* Reset the power state. */
|
|
device_printf(dev, "chip is in D%d power mode "
|
|
"-- setting to D0\n", pci_get_powerstate(dev));
|
|
|
|
pci_set_powerstate(dev, PCI_POWERSTATE_D0);
|
|
|
|
/* Restore PCI config data. */
|
|
pci_write_config(dev, CBBR_SOCKBASE, membase, 4);
|
|
pci_write_config(dev, PCIR_INTLINE, irq, 4);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* Print out the config space
|
|
*/
|
|
static void
|
|
cbb_print_config(device_t dev)
|
|
{
|
|
int i;
|
|
|
|
device_printf(dev, "PCI Configuration space:");
|
|
for (i = 0; i < 256; i += 4) {
|
|
if (i % 16 == 0)
|
|
printf("\n 0x%02x: ", i);
|
|
printf("0x%08x ", pci_read_config(dev, i, 4));
|
|
}
|
|
printf("\n");
|
|
}
|
|
|
|
static int
|
|
cbb_attach(device_t brdev)
|
|
{
|
|
struct cbb_softc *sc = (struct cbb_softc *)device_get_softc(brdev);
|
|
int rid;
|
|
|
|
mtx_init(&sc->mtx, device_get_nameunit(brdev), "cbb", MTX_DEF);
|
|
cv_init(&sc->cv, "cbb cv");
|
|
sc->chipset = cbb_chipset(pci_get_devid(brdev), NULL);
|
|
sc->dev = brdev;
|
|
sc->cbdev = NULL;
|
|
sc->exca.pccarddev = NULL;
|
|
sc->secbus = pci_read_config(brdev, PCIR_SECBUS_2, 1);
|
|
sc->subbus = pci_read_config(brdev, PCIR_SUBBUS_2, 1);
|
|
SLIST_INIT(&sc->rl);
|
|
STAILQ_INIT(&sc->intr_handlers);
|
|
#ifndef BURN_BRIDGES
|
|
cbb_powerstate_d0(brdev);
|
|
|
|
/*
|
|
* The PCI bus code should assign us memory in the absense
|
|
* of the BIOS doing so. However, 'should' isn't 'is,' so we kludge
|
|
* up something here until the PCI/acpi code properly assigns the
|
|
* resource.
|
|
*/
|
|
#endif
|
|
rid = CBBR_SOCKBASE;
|
|
sc->base_res = bus_alloc_resource(brdev, SYS_RES_MEMORY, &rid,
|
|
0, ~0, 1, RF_ACTIVE);
|
|
if (!sc->base_res) {
|
|
#ifdef BURN_BRIDGES
|
|
device_printf(brdev, "Could not map register memory\n");
|
|
mtx_destroy(&sc->mtx);
|
|
cv_destroy(&sc->cv);
|
|
return (ENOMEM);
|
|
#else
|
|
uint32_t sockbase;
|
|
/*
|
|
* Generally, the BIOS will assign this memory for us.
|
|
* However, newer BIOSes do not because the MS design
|
|
* documents have mandated that this is for the OS
|
|
* to assign rather than the BIOS. This driver shouldn't
|
|
* be doing this, but until the pci bus code (or acpi)
|
|
* does this, we allow CardBus bridges to work on more
|
|
* machines.
|
|
*/
|
|
pci_write_config(brdev, rid, 0xfffffffful, 4);
|
|
sockbase = pci_read_config(brdev, rid, 4);
|
|
sockbase = (sockbase & 0xfffffff0ul) &
|
|
-(sockbase & 0xfffffff0ul);
|
|
sc->base_res = bus_generic_alloc_resource(
|
|
device_get_parent(brdev), brdev, SYS_RES_MEMORY,
|
|
&rid, cbb_start_mem, ~0, sockbase,
|
|
RF_ACTIVE | rman_make_alignment_flags(sockbase));
|
|
if (!sc->base_res) {
|
|
device_printf(brdev,
|
|
"Could not grab register memory\n");
|
|
mtx_destroy(&sc->mtx);
|
|
cv_destroy(&sc->cv);
|
|
return (ENOMEM);
|
|
}
|
|
sc->flags |= CBB_KLUDGE_ALLOC;
|
|
pci_write_config(brdev, CBBR_SOCKBASE,
|
|
rman_get_start(sc->base_res), 4);
|
|
DEVPRINTF((brdev, "PCI Memory allocated: %08lx\n",
|
|
rman_get_start(sc->base_res)));
|
|
#endif
|
|
} else {
|
|
DEVPRINTF((brdev, "Found memory at %08lx\n",
|
|
rman_get_start(sc->base_res)));
|
|
}
|
|
|
|
sc->bst = rman_get_bustag(sc->base_res);
|
|
sc->bsh = rman_get_bushandle(sc->base_res);
|
|
exca_init(&sc->exca, brdev, sc->bst, sc->bsh, CBB_EXCA_OFFSET);
|
|
sc->exca.flags |= EXCA_HAS_MEMREG_WIN;
|
|
sc->exca.chipset = EXCA_CARDBUS;
|
|
cbb_chipinit(sc);
|
|
|
|
/* attach children */
|
|
sc->cbdev = device_add_child(brdev, "cardbus", -1);
|
|
if (sc->cbdev == NULL)
|
|
DEVPRINTF((brdev, "WARNING: cannot add cardbus bus.\n"));
|
|
else if (device_probe_and_attach(sc->cbdev) != 0) {
|
|
DEVPRINTF((brdev, "WARNING: cannot attach cardbus bus!\n"));
|
|
sc->cbdev = NULL;
|
|
}
|
|
|
|
sc->exca.pccarddev = device_add_child(brdev, "pccard", -1);
|
|
if (sc->exca.pccarddev == NULL)
|
|
DEVPRINTF((brdev, "WARNING: cannot add pccard bus.\n"));
|
|
else if (device_probe_and_attach(sc->exca.pccarddev) != 0) {
|
|
DEVPRINTF((brdev, "WARNING: cannot attach pccard bus.\n"));
|
|
sc->exca.pccarddev = NULL;
|
|
}
|
|
|
|
/* Map and establish the interrupt. */
|
|
rid = 0;
|
|
sc->irq_res = bus_alloc_resource(brdev, SYS_RES_IRQ, &rid, 0, ~0, 1,
|
|
RF_SHAREABLE | RF_ACTIVE);
|
|
if (sc->irq_res == NULL) {
|
|
printf("cbb: Unable to map IRQ...\n");
|
|
goto err;
|
|
}
|
|
|
|
if (bus_setup_intr(brdev, sc->irq_res, INTR_TYPE_AV | INTR_MPSAFE,
|
|
cbb_intr, sc, &sc->intrhand)) {
|
|
device_printf(brdev, "couldn't establish interrupt");
|
|
goto err;
|
|
}
|
|
|
|
/* reset 16-bit pcmcia bus */
|
|
exca_clrb(&sc->exca, EXCA_INTR, EXCA_INTR_RESET);
|
|
|
|
/* turn off power */
|
|
cbb_power(brdev, CARD_OFF);
|
|
|
|
/* CSC Interrupt: Card detect interrupt on */
|
|
cbb_setb(sc, CBB_SOCKET_MASK, CBB_SOCKET_MASK_CD);
|
|
|
|
/* reset interrupt */
|
|
cbb_set(sc, CBB_SOCKET_EVENT, cbb_get(sc, CBB_SOCKET_EVENT));
|
|
|
|
if (bootverbose)
|
|
cbb_print_config(brdev);
|
|
|
|
/* Start the thread */
|
|
if (kthread_create(cbb_event_thread, sc, &sc->event_thread, 0, 0,
|
|
"%s", device_get_nameunit(brdev))) {
|
|
device_printf(brdev, "unable to create event thread.\n");
|
|
panic("cbb_create_event_thread");
|
|
}
|
|
|
|
return (0);
|
|
err:
|
|
if (sc->irq_res)
|
|
bus_release_resource(brdev, SYS_RES_IRQ, 0, sc->irq_res);
|
|
if (sc->base_res) {
|
|
if (sc->flags & CBB_KLUDGE_ALLOC)
|
|
bus_generic_release_resource(device_get_parent(brdev),
|
|
brdev, SYS_RES_MEMORY, CBBR_SOCKBASE,
|
|
sc->base_res);
|
|
else
|
|
bus_release_resource(brdev, SYS_RES_MEMORY,
|
|
CBBR_SOCKBASE, sc->base_res);
|
|
}
|
|
mtx_destroy(&sc->mtx);
|
|
cv_destroy(&sc->cv);
|
|
return (ENOMEM);
|
|
}
|
|
|
|
static int
|
|
cbb_detach(device_t brdev)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int numdevs;
|
|
device_t *devlist;
|
|
int tmp;
|
|
int error;
|
|
|
|
device_get_children(brdev, &devlist, &numdevs);
|
|
|
|
error = 0;
|
|
for (tmp = 0; tmp < numdevs; tmp++) {
|
|
if (device_detach(devlist[tmp]) == 0)
|
|
device_delete_child(brdev, devlist[tmp]);
|
|
else
|
|
error++;
|
|
}
|
|
free(devlist, M_TEMP);
|
|
if (error > 0)
|
|
return (ENXIO);
|
|
|
|
mtx_lock(&sc->mtx);
|
|
bus_teardown_intr(brdev, sc->irq_res, sc->intrhand);
|
|
sc->flags |= CBB_KTHREAD_DONE;
|
|
if (sc->flags & CBB_KTHREAD_RUNNING) {
|
|
cv_broadcast(&sc->cv);
|
|
msleep(sc->event_thread, &sc->mtx, PWAIT, "cbbun", 0);
|
|
}
|
|
mtx_unlock(&sc->mtx);
|
|
|
|
bus_release_resource(brdev, SYS_RES_IRQ, 0, sc->irq_res);
|
|
if (sc->flags & CBB_KLUDGE_ALLOC)
|
|
bus_generic_release_resource(device_get_parent(brdev),
|
|
brdev, SYS_RES_MEMORY, CBBR_SOCKBASE, sc->base_res);
|
|
else
|
|
bus_release_resource(brdev, SYS_RES_MEMORY,
|
|
CBBR_SOCKBASE, sc->base_res);
|
|
mtx_destroy(&sc->mtx);
|
|
cv_destroy(&sc->cv);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
cbb_shutdown(device_t brdev)
|
|
{
|
|
struct cbb_softc *sc = (struct cbb_softc *)device_get_softc(brdev);
|
|
/* properly reset everything at shutdown */
|
|
|
|
PCI_MASK_CONFIG(brdev, CBBR_BRIDGECTRL, |CBBM_BRIDGECTRL_RESET, 2);
|
|
exca_clrb(&sc->exca, EXCA_INTR, EXCA_INTR_RESET);
|
|
|
|
cbb_set(sc, CBB_SOCKET_MASK, 0);
|
|
|
|
cbb_power(brdev, CARD_OFF);
|
|
|
|
exca_putb(&sc->exca, EXCA_ADDRWIN_ENABLE, 0);
|
|
pci_write_config(brdev, CBBR_MEMBASE0, 0, 4);
|
|
pci_write_config(brdev, CBBR_MEMLIMIT0, 0, 4);
|
|
pci_write_config(brdev, CBBR_MEMBASE1, 0, 4);
|
|
pci_write_config(brdev, CBBR_MEMLIMIT1, 0, 4);
|
|
pci_write_config(brdev, CBBR_IOBASE0, 0, 4);
|
|
pci_write_config(brdev, CBBR_IOLIMIT0, 0, 4);
|
|
pci_write_config(brdev, CBBR_IOBASE1, 0, 4);
|
|
pci_write_config(brdev, CBBR_IOLIMIT1, 0, 4);
|
|
pci_write_config(brdev, PCIR_COMMAND, 0, 2);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
cbb_setup_intr(device_t dev, device_t child, struct resource *irq,
|
|
int flags, driver_intr_t *intr, void *arg, void **cookiep)
|
|
{
|
|
struct cbb_intrhand *ih;
|
|
struct cbb_softc *sc = device_get_softc(dev);
|
|
|
|
/*
|
|
* You aren't allowed to have fast interrupts for pccard/cardbus
|
|
* things since those interrupts are PCI and shared. Since we use
|
|
* the PCI interrupt for the status change interrupts, it can't be
|
|
* free for use by the driver. Fast interrupts must not be shared.
|
|
*/
|
|
if ((flags & INTR_FAST) != 0)
|
|
return (EINVAL);
|
|
ih = malloc(sizeof(struct cbb_intrhand), M_DEVBUF, M_NOWAIT);
|
|
if (ih == NULL)
|
|
return (ENOMEM);
|
|
*cookiep = ih;
|
|
ih->intr = intr;
|
|
ih->arg = arg;
|
|
ih->flags = flags & INTR_MPSAFE;
|
|
STAILQ_INSERT_TAIL(&sc->intr_handlers, ih, entries);
|
|
cbb_enable_func_intr(sc);
|
|
/*
|
|
* XXX need to turn on ISA interrupts, if we ever support them, but
|
|
* XXX for now that's all we need to do.
|
|
*/
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
cbb_teardown_intr(device_t dev, device_t child, struct resource *irq,
|
|
void *cookie)
|
|
{
|
|
struct cbb_intrhand *ih;
|
|
struct cbb_softc *sc = device_get_softc(dev);
|
|
|
|
/* XXX Need to do different things for ISA interrupts. */
|
|
ih = (struct cbb_intrhand *) cookie;
|
|
STAILQ_REMOVE(&sc->intr_handlers, ih, cbb_intrhand, entries);
|
|
free(ih, M_DEVBUF);
|
|
return (0);
|
|
}
|
|
|
|
|
|
static void
|
|
cbb_driver_added(device_t brdev, driver_t *driver)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
device_t *devlist;
|
|
device_t dev;
|
|
int tmp;
|
|
int numdevs;
|
|
int wake = 0;
|
|
|
|
DEVICE_IDENTIFY(driver, brdev);
|
|
device_get_children(brdev, &devlist, &numdevs);
|
|
for (tmp = 0; tmp < numdevs; tmp++) {
|
|
dev = devlist[tmp];
|
|
if (device_get_state(dev) == DS_NOTPRESENT &&
|
|
device_probe_and_attach(dev) == 0)
|
|
wake++;
|
|
}
|
|
free(devlist, M_TEMP);
|
|
|
|
if (wake > 0) {
|
|
mtx_lock(&sc->mtx);
|
|
cv_signal(&sc->cv);
|
|
mtx_unlock(&sc->mtx);
|
|
}
|
|
}
|
|
|
|
static void
|
|
cbb_child_detached(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (child != sc->cbdev && child != sc->exca.pccarddev)
|
|
device_printf(brdev, "Unknown child detached: %s\n",
|
|
device_get_nameunit(child));
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* Kthreads */
|
|
/************************************************************************/
|
|
|
|
static void
|
|
cbb_event_thread(void *arg)
|
|
{
|
|
struct cbb_softc *sc = arg;
|
|
uint32_t status;
|
|
int err;
|
|
int not_a_card = 0;
|
|
|
|
sc->flags |= CBB_KTHREAD_RUNNING;
|
|
while ((sc->flags & CBB_KTHREAD_DONE) == 0) {
|
|
/*
|
|
* We take out Giant here because we need it deep,
|
|
* down in the bowels of the vm system for mapping the
|
|
* memory we need to read the CIS. In addition, since
|
|
* we are adding/deleting devices from the dev tree,
|
|
* and that code isn't MP safe, we have to hold Giant.
|
|
*/
|
|
mtx_lock(&Giant);
|
|
status = cbb_get(sc, CBB_SOCKET_STATE);
|
|
DPRINTF(("Status is 0x%x\n", status));
|
|
if (!CBB_CARD_PRESENT(status)) {
|
|
not_a_card = 0; /* We know card type */
|
|
cbb_removal(sc);
|
|
} else if (status & CBB_STATE_NOT_A_CARD) {
|
|
/*
|
|
* Up to 20 times, try to rescan the card when we
|
|
* see NOT_A_CARD.
|
|
*/
|
|
if (not_a_card++ < 20) {
|
|
DEVPRINTF((sc->dev,
|
|
"Not a card bit set, rescanning\n"));
|
|
cbb_setb(sc, CBB_SOCKET_FORCE, CBB_FORCE_CV_TEST);
|
|
} else {
|
|
device_printf(sc->dev,
|
|
"Can't determine card type\n");
|
|
}
|
|
} else {
|
|
not_a_card = 0; /* We know card type */
|
|
cbb_insert(sc);
|
|
}
|
|
mtx_unlock(&Giant);
|
|
|
|
/*
|
|
* Wait until it has been 1s since the last time we
|
|
* get an interrupt. We handle the rest of the interrupt
|
|
* at the top of the loop. Although we clear the bit in the
|
|
* ISR, we signal sc->cv from the detach path after we've
|
|
* set the CBB_KTHREAD_DONE bit, so we can't do a simple
|
|
* 1s sleep here.
|
|
*
|
|
* In our ISR, we turn off the card changed interrupt. Turn
|
|
* them back on here before we wait for them to happen. We
|
|
* turn them on/off so that we can tolerate a large latency
|
|
* between the time we signal cbb_event_thread and it gets
|
|
* a chance to run.
|
|
*/
|
|
mtx_lock(&sc->mtx);
|
|
cbb_setb(sc, CBB_SOCKET_MASK, CBB_SOCKET_MASK_CD);
|
|
cv_wait(&sc->cv, &sc->mtx);
|
|
err = 0;
|
|
while (err != EWOULDBLOCK &&
|
|
(sc->flags & CBB_KTHREAD_DONE) == 0)
|
|
err = cv_timedwait(&sc->cv, &sc->mtx, 1 * hz);
|
|
mtx_unlock(&sc->mtx);
|
|
}
|
|
sc->flags &= ~CBB_KTHREAD_RUNNING;
|
|
mtx_lock(&Giant); /* kthread_exit drops */
|
|
kthread_exit(0);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* Insert/removal */
|
|
/************************************************************************/
|
|
|
|
static void
|
|
cbb_insert(struct cbb_softc *sc)
|
|
{
|
|
uint32_t sockevent, sockstate;
|
|
|
|
sockevent = cbb_get(sc, CBB_SOCKET_EVENT);
|
|
sockstate = cbb_get(sc, CBB_SOCKET_STATE);
|
|
|
|
DEVPRINTF((sc->dev, "card inserted: event=0x%08x, state=%08x\n",
|
|
sockevent, sockstate));
|
|
|
|
if (sockstate & CBB_STATE_R2_CARD) {
|
|
if (sc->exca.pccarddev)
|
|
sc->flags |= CBB_16BIT_CARD | CBB_CARD_OK;
|
|
exca_insert(&sc->exca);
|
|
} else if (sockstate & CBB_STATE_CB_CARD) {
|
|
if (sc->cbdev != NULL) {
|
|
sc->flags &= ~CBB_16BIT_CARD;
|
|
sc->flags |= CBB_CARD_OK;
|
|
if (CARD_ATTACH_CARD(sc->cbdev) != 0)
|
|
device_printf(sc->dev,
|
|
"CardBus card activation failed\n");
|
|
} else {
|
|
device_printf(sc->dev,
|
|
"CardBus card inserted, but no cardbus bus.\n");
|
|
}
|
|
} else {
|
|
/*
|
|
* We should power the card down, and try again a couple of
|
|
* times if this happens. XXX
|
|
*/
|
|
device_printf(sc->dev, "Unsupported card type detected\n");
|
|
}
|
|
}
|
|
|
|
static void
|
|
cbb_removal(struct cbb_softc *sc)
|
|
{
|
|
if (sc->flags & CBB_16BIT_CARD) {
|
|
exca_removal(&sc->exca);
|
|
} else {
|
|
if (sc->cbdev != NULL)
|
|
CARD_DETACH_CARD(sc->cbdev);
|
|
}
|
|
cbb_destroy_res(sc);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* Interrupt Handler */
|
|
/************************************************************************/
|
|
|
|
static void
|
|
cbb_intr(void *arg)
|
|
{
|
|
struct cbb_softc *sc = arg;
|
|
uint32_t sockevent;
|
|
struct cbb_intrhand *ih;
|
|
|
|
/*
|
|
* This ISR needs work XXX
|
|
*/
|
|
sockevent = cbb_get(sc, CBB_SOCKET_EVENT);
|
|
if (sockevent != 0) {
|
|
DPRINTF(("CBB EVENT 0x%x\n", sockevent));
|
|
/* ack the interrupt */
|
|
cbb_setb(sc, CBB_SOCKET_EVENT, sockevent);
|
|
|
|
/*
|
|
* If anything has happened to the socket, we assume that
|
|
* the card is no longer OK, and we shouldn't call its
|
|
* ISR. We set CARD_OK as soon as we've attached the
|
|
* card. This helps in a noisy eject, which happens
|
|
* all too often when users are ejecting their PC Cards.
|
|
*
|
|
* We use this method in preference to checking to see if
|
|
* the card is still there because the check suffers from
|
|
* a race condition in the bouncing case. Prior versions
|
|
* of the pccard software used a similar trick and achieved
|
|
* excellent results.
|
|
*/
|
|
if (sockevent & CBB_SOCKET_EVENT_CD) {
|
|
mtx_lock(&sc->mtx);
|
|
cbb_setb(sc, CBB_SOCKET_MASK, CBB_SOCKET_MASK_CD);
|
|
sc->flags &= ~CBB_CARD_OK;
|
|
cbb_disable_func_intr(sc);
|
|
DPRINTF(("Waking up thread\n"));
|
|
cv_signal(&sc->cv);
|
|
mtx_unlock(&sc->mtx);
|
|
}
|
|
}
|
|
/*
|
|
* Some chips also require us to read the old ExCA registe for
|
|
* card status change when we route CSC vis PCI. This isn't supposed
|
|
* to be required, but it clears the interrupt state on some chipsets.
|
|
* Maybe there's a setting that would obviate its need. Maybe we
|
|
* should test the status bits and deal with them, but so far we've
|
|
* not found any machines that don't also give us the socket status
|
|
* indication above.
|
|
*
|
|
* We have to call this unconditionally because some bridges deliver
|
|
* the even independent of the CBB_SOCKET_EVENT_CD above.
|
|
*/
|
|
exca_getb(&sc->exca, EXCA_CSC);
|
|
|
|
/*
|
|
* If the card is OK, call all the interrupt handlers.
|
|
*/
|
|
if (sc->flags & CBB_CARD_OK) {
|
|
STAILQ_FOREACH(ih, &sc->intr_handlers, entries) {
|
|
if ((ih->flags & INTR_MPSAFE) != 0)
|
|
mtx_lock(&Giant);
|
|
(*ih->intr)(ih->arg);
|
|
if ((ih->flags & INTR_MPSAFE) != 0)
|
|
mtx_unlock(&Giant);
|
|
}
|
|
}
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* Generic Power functions */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_detect_voltage(device_t brdev)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
uint32_t psr;
|
|
int vol = CARD_UKN_CARD;
|
|
|
|
psr = cbb_get(sc, CBB_SOCKET_STATE);
|
|
|
|
if (psr & CBB_STATE_5VCARD)
|
|
vol |= CARD_5V_CARD;
|
|
if (psr & CBB_STATE_3VCARD)
|
|
vol |= CARD_3V_CARD;
|
|
if (psr & CBB_STATE_XVCARD)
|
|
vol |= CARD_XV_CARD;
|
|
if (psr & CBB_STATE_YVCARD)
|
|
vol |= CARD_YV_CARD;
|
|
|
|
return (vol);
|
|
}
|
|
|
|
static uint8_t
|
|
cbb_o2micro_power_hack(struct cbb_softc *sc)
|
|
{
|
|
uint8_t reg;
|
|
|
|
/*
|
|
* Issue #2: INT# not qualified with IRQ Routing Bit. An
|
|
* unexpected PCI INT# may be generated during PC-Card
|
|
* initialization even with the IRQ Routing Bit Set with some
|
|
* PC-Cards.
|
|
*
|
|
* This is a two part issue. The first part is that some of
|
|
* our older controllers have an issue in which the slot's PCI
|
|
* INT# is NOT qualified by the IRQ routing bit (PCI reg. 3Eh
|
|
* bit 7). Regardless of the IRQ routing bit, if NO ISA IRQ
|
|
* is selected (ExCA register 03h bits 3:0, of the slot, are
|
|
* cleared) we will generate INT# if IREQ# is asserted. The
|
|
* second part is because some PC-Cards prematurally assert
|
|
* IREQ# before the ExCA registers are fully programmed. This
|
|
* in turn asserts INT# because ExCA register 03h bits 3:0
|
|
* (ISA IRQ Select) are not yet programmed.
|
|
*
|
|
* The fix for this issue, which will work for any controller
|
|
* (old or new), is to set ExCA register 03h bits 3:0 = 0001b
|
|
* (select IRQ1), of the slot, before turning on slot power.
|
|
* Selecting IRQ1 will result in INT# NOT being asserted
|
|
* (because IRQ1 is selected), and IRQ1 won't be asserted
|
|
* because our controllers don't generate IRQ1.
|
|
*/
|
|
reg = exca_getb(&sc->exca, EXCA_INTR);
|
|
exca_putb(&sc->exca, EXCA_INTR, (reg & 0xf0) | 1);
|
|
return (reg);
|
|
}
|
|
|
|
/*
|
|
* Restore the damage that cbb_o2micro_power_hack does to EXCA_INTR so
|
|
* we don't have an interrupt storm on power on. This has the efect of
|
|
* disabling card status change interrupts for the duration of poweron.
|
|
*/
|
|
static void
|
|
cbb_o2micro_power_hack2(struct cbb_softc *sc, uint8_t reg)
|
|
{
|
|
exca_putb(&sc->exca, EXCA_INTR, reg);
|
|
}
|
|
|
|
static int
|
|
cbb_power(device_t brdev, int volts)
|
|
{
|
|
uint32_t status, sock_ctrl;
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int timeout;
|
|
int retval = 0;
|
|
uint32_t sockevent;
|
|
uint8_t reg = 0;
|
|
|
|
status = cbb_get(sc, CBB_SOCKET_STATE);
|
|
sock_ctrl = cbb_get(sc, CBB_SOCKET_CONTROL);
|
|
|
|
sock_ctrl &= ~CBB_SOCKET_CTRL_VCCMASK;
|
|
switch (volts & CARD_VCCMASK) {
|
|
case 5:
|
|
sock_ctrl |= CBB_SOCKET_CTRL_VCC_5V;
|
|
break;
|
|
case 3:
|
|
sock_ctrl |= CBB_SOCKET_CTRL_VCC_3V;
|
|
break;
|
|
case XV:
|
|
sock_ctrl |= CBB_SOCKET_CTRL_VCC_XV;
|
|
break;
|
|
case YV:
|
|
sock_ctrl |= CBB_SOCKET_CTRL_VCC_YV;
|
|
break;
|
|
case 0:
|
|
break;
|
|
default:
|
|
return (0); /* power NEVER changed */
|
|
}
|
|
|
|
/* VPP == VCC */
|
|
sock_ctrl &= ~CBB_SOCKET_CTRL_VPPMASK;
|
|
sock_ctrl |= ((sock_ctrl >> 4) & 0x07);
|
|
|
|
if (cbb_get(sc, CBB_SOCKET_CONTROL) == sock_ctrl)
|
|
return (1); /* no change necessary */
|
|
DEVPRINTF((sc->dev, "cbb_power: %dV\n", volts));
|
|
if (volts != 0 && sc->chipset == CB_O2MICRO)
|
|
reg = cbb_o2micro_power_hack(sc);
|
|
|
|
cbb_set(sc, CBB_SOCKET_CONTROL, sock_ctrl);
|
|
status = cbb_get(sc, CBB_SOCKET_STATE);
|
|
|
|
/*
|
|
* XXX This busy wait is bogus. We should wait for a power
|
|
* interrupt and then whine if the status is bad. If we're
|
|
* worried about the card not coming up, then we should also
|
|
* schedule a timeout which we can cancel in the power interrupt.
|
|
*/
|
|
timeout = 20;
|
|
do {
|
|
DELAY(20*1000);
|
|
sockevent = cbb_get(sc, CBB_SOCKET_EVENT);
|
|
} while (!(sockevent & CBB_SOCKET_EVENT_POWER) && --timeout > 0);
|
|
/* reset event status */
|
|
/* XXX should only reset EVENT_POWER */
|
|
cbb_set(sc, CBB_SOCKET_EVENT, sockevent);
|
|
if (timeout < 0) {
|
|
printf ("VCC supply failed.\n");
|
|
goto done;
|
|
}
|
|
|
|
/* XXX
|
|
* delay 400 ms: thgough the standard defines that the Vcc set-up time
|
|
* is 20 ms, some PC-Card bridge requires longer duration.
|
|
* XXX Note: We should check the stutus AFTER the delay to give time
|
|
* for things to stabilize.
|
|
*/
|
|
DELAY(400*1000);
|
|
|
|
if (status & CBB_STATE_BAD_VCC_REQ) {
|
|
device_printf(sc->dev,
|
|
"bad Vcc request. ctrl=0x%x, status=0x%x\n",
|
|
sock_ctrl ,status);
|
|
printf("cbb_power: %dV\n", volts);
|
|
goto done;
|
|
}
|
|
retval = 1;
|
|
done:;
|
|
if (volts != 0 && sc->chipset == CB_O2MICRO)
|
|
cbb_o2micro_power_hack2(sc, reg);
|
|
return (retval);
|
|
}
|
|
|
|
/*
|
|
* detect the voltage for the card, and set it. Since the power
|
|
* used is the square of the voltage, lower voltages is a big win
|
|
* and what Windows does (and what Microsoft prefers). The MS paper
|
|
* also talks about preferring the CIS entry as well.
|
|
*/
|
|
static int
|
|
cbb_do_power(device_t brdev)
|
|
{
|
|
int voltage;
|
|
|
|
/* Prefer lowest voltage supported */
|
|
voltage = cbb_detect_voltage(brdev);
|
|
cbb_power(brdev, CARD_OFF);
|
|
if (voltage & CARD_YV_CARD)
|
|
cbb_power(brdev, CARD_VCC(YV));
|
|
else if (voltage & CARD_XV_CARD)
|
|
cbb_power(brdev, CARD_VCC(XV));
|
|
else if (voltage & CARD_3V_CARD)
|
|
cbb_power(brdev, CARD_VCC(3));
|
|
else if (voltage & CARD_5V_CARD)
|
|
cbb_power(brdev, CARD_VCC(5));
|
|
else {
|
|
device_printf(brdev, "Unknown card voltage\n");
|
|
return (ENXIO);
|
|
}
|
|
return (0);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* CardBus power functions */
|
|
/************************************************************************/
|
|
|
|
static void
|
|
cbb_cardbus_reset(device_t brdev)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int delay_us;
|
|
|
|
delay_us = sc->chipset == CB_RF5C47X ? 400*1000 : 20*1000;
|
|
|
|
PCI_MASK_CONFIG(brdev, CBBR_BRIDGECTRL, |CBBM_BRIDGECTRL_RESET, 2);
|
|
|
|
DELAY(delay_us);
|
|
|
|
/* If a card exists, unreset it! */
|
|
if (CBB_CARD_PRESENT(cbb_get(sc, CBB_SOCKET_STATE))) {
|
|
PCI_MASK_CONFIG(brdev, CBBR_BRIDGECTRL,
|
|
&~CBBM_BRIDGECTRL_RESET, 2);
|
|
DELAY(delay_us);
|
|
}
|
|
}
|
|
|
|
static int
|
|
cbb_cardbus_power_enable_socket(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int err;
|
|
|
|
if (!CBB_CARD_PRESENT(cbb_get(sc, CBB_SOCKET_STATE)))
|
|
return (ENODEV);
|
|
|
|
err = cbb_do_power(brdev);
|
|
if (err)
|
|
return (err);
|
|
cbb_cardbus_reset(brdev);
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
cbb_cardbus_power_disable_socket(device_t brdev, device_t child)
|
|
{
|
|
cbb_power(brdev, CARD_OFF);
|
|
cbb_cardbus_reset(brdev);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* CardBus Resource */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_cardbus_io_open(device_t brdev, int win, uint32_t start, uint32_t end)
|
|
{
|
|
int basereg;
|
|
int limitreg;
|
|
|
|
if ((win < 0) || (win > 1)) {
|
|
DEVPRINTF((brdev,
|
|
"cbb_cardbus_io_open: window out of range %d\n", win));
|
|
return (EINVAL);
|
|
}
|
|
|
|
basereg = win * 8 + CBBR_IOBASE0;
|
|
limitreg = win * 8 + CBBR_IOLIMIT0;
|
|
|
|
pci_write_config(brdev, basereg, start, 4);
|
|
pci_write_config(brdev, limitreg, end, 4);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
cbb_cardbus_mem_open(device_t brdev, int win, uint32_t start, uint32_t end)
|
|
{
|
|
int basereg;
|
|
int limitreg;
|
|
|
|
if ((win < 0) || (win > 1)) {
|
|
DEVPRINTF((brdev,
|
|
"cbb_cardbus_mem_open: window out of range %d\n", win));
|
|
return (EINVAL);
|
|
}
|
|
|
|
basereg = win*8 + CBBR_MEMBASE0;
|
|
limitreg = win*8 + CBBR_MEMLIMIT0;
|
|
|
|
pci_write_config(brdev, basereg, start, 4);
|
|
pci_write_config(brdev, limitreg, end, 4);
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* XXX The following function belongs in the pci bus layer.
|
|
*/
|
|
static void
|
|
cbb_cardbus_auto_open(struct cbb_softc *sc, int type)
|
|
{
|
|
uint32_t starts[2];
|
|
uint32_t ends[2];
|
|
struct cbb_reslist *rle;
|
|
int align;
|
|
int prefetchable[2];
|
|
uint32_t reg;
|
|
|
|
starts[0] = starts[1] = 0xffffffff;
|
|
ends[0] = ends[1] = 0;
|
|
|
|
if (type == SYS_RES_MEMORY)
|
|
align = CBB_MEMALIGN;
|
|
else if (type == SYS_RES_IOPORT)
|
|
align = CBB_IOALIGN;
|
|
else
|
|
align = 1;
|
|
|
|
/*
|
|
* This looks somewhat bogus, and doesn't seem to really respect
|
|
* alignment. The alignment stuff is happening too late (it
|
|
* should happen at allocation time, not activation time) and
|
|
* this code looks generally to be too complex for the purpose
|
|
* it surves.
|
|
*/
|
|
SLIST_FOREACH(rle, &sc->rl, link) {
|
|
if (rle->type != type)
|
|
;
|
|
else if (rle->res == NULL) {
|
|
device_printf(sc->dev, "WARNING: Resource not reserved? "
|
|
"(type=%d, addr=%lx)\n",
|
|
rle->type, rman_get_start(rle->res));
|
|
} else if (!(rman_get_flags(rle->res) & RF_ACTIVE)) {
|
|
/* XXX */
|
|
} else if (starts[0] == 0xffffffff) {
|
|
starts[0] = rman_get_start(rle->res);
|
|
ends[0] = rman_get_end(rle->res);
|
|
prefetchable[0] =
|
|
rman_get_flags(rle->res) & RF_PREFETCHABLE;
|
|
} else if (rman_get_end(rle->res) > ends[0] &&
|
|
rman_get_start(rle->res) - ends[0] <
|
|
CBB_AUTO_OPEN_SMALLHOLE && prefetchable[0] ==
|
|
(rman_get_flags(rle->res) & RF_PREFETCHABLE)) {
|
|
ends[0] = rman_get_end(rle->res);
|
|
} else if (rman_get_start(rle->res) < starts[0] &&
|
|
starts[0] - rman_get_end(rle->res) <
|
|
CBB_AUTO_OPEN_SMALLHOLE && prefetchable[0] ==
|
|
(rman_get_flags(rle->res) & RF_PREFETCHABLE)) {
|
|
starts[0] = rman_get_start(rle->res);
|
|
} else if (starts[1] == 0xffffffff) {
|
|
starts[1] = rman_get_start(rle->res);
|
|
ends[1] = rman_get_end(rle->res);
|
|
prefetchable[1] =
|
|
rman_get_flags(rle->res) & RF_PREFETCHABLE;
|
|
} else if (rman_get_end(rle->res) > ends[1] &&
|
|
rman_get_start(rle->res) - ends[1] <
|
|
CBB_AUTO_OPEN_SMALLHOLE && prefetchable[1] ==
|
|
(rman_get_flags(rle->res) & RF_PREFETCHABLE)) {
|
|
ends[1] = rman_get_end(rle->res);
|
|
} else if (rman_get_start(rle->res) < starts[1] &&
|
|
starts[1] - rman_get_end(rle->res) <
|
|
CBB_AUTO_OPEN_SMALLHOLE && prefetchable[1] ==
|
|
(rman_get_flags(rle->res) & RF_PREFETCHABLE)) {
|
|
starts[1] = rman_get_start(rle->res);
|
|
} else {
|
|
uint32_t diffs[2];
|
|
int win;
|
|
|
|
diffs[0] = diffs[1] = 0xffffffff;
|
|
if (rman_get_start(rle->res) > ends[0])
|
|
diffs[0] = rman_get_start(rle->res) - ends[0];
|
|
else if (rman_get_end(rle->res) < starts[0])
|
|
diffs[0] = starts[0] - rman_get_end(rle->res);
|
|
if (rman_get_start(rle->res) > ends[1])
|
|
diffs[1] = rman_get_start(rle->res) - ends[1];
|
|
else if (rman_get_end(rle->res) < starts[1])
|
|
diffs[1] = starts[1] - rman_get_end(rle->res);
|
|
|
|
win = (diffs[0] <= diffs[1])?0:1;
|
|
if (rman_get_start(rle->res) > ends[win])
|
|
ends[win] = rman_get_end(rle->res);
|
|
else if (rman_get_end(rle->res) < starts[win])
|
|
starts[win] = rman_get_start(rle->res);
|
|
if (!(rman_get_flags(rle->res) & RF_PREFETCHABLE))
|
|
prefetchable[win] = 0;
|
|
}
|
|
|
|
if (starts[0] != 0xffffffff)
|
|
starts[0] -= starts[0] % align;
|
|
if (starts[1] != 0xffffffff)
|
|
starts[1] -= starts[1] % align;
|
|
if (ends[0] % align != 0)
|
|
ends[0] += align - ends[0] % align - 1;
|
|
if (ends[1] % align != 0)
|
|
ends[1] += align - ends[1] % align - 1;
|
|
}
|
|
|
|
if (type == SYS_RES_MEMORY) {
|
|
cbb_cardbus_mem_open(sc->dev, 0, starts[0], ends[0]);
|
|
cbb_cardbus_mem_open(sc->dev, 1, starts[1], ends[1]);
|
|
reg = pci_read_config(sc->dev, CBBR_BRIDGECTRL, 2);
|
|
reg &= ~(CBBM_BRIDGECTRL_PREFETCH_0|
|
|
CBBM_BRIDGECTRL_PREFETCH_1);
|
|
reg |= (prefetchable[0]?CBBM_BRIDGECTRL_PREFETCH_0:0)|
|
|
(prefetchable[1]?CBBM_BRIDGECTRL_PREFETCH_1:0);
|
|
pci_write_config(sc->dev, CBBR_BRIDGECTRL, reg, 2);
|
|
} else if (type == SYS_RES_IOPORT) {
|
|
cbb_cardbus_io_open(sc->dev, 0, starts[0], ends[0]);
|
|
cbb_cardbus_io_open(sc->dev, 1, starts[1], ends[1]);
|
|
}
|
|
}
|
|
|
|
static int
|
|
cbb_cardbus_activate_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *res)
|
|
{
|
|
int ret;
|
|
|
|
ret = BUS_ACTIVATE_RESOURCE(device_get_parent(brdev), child,
|
|
type, rid, res);
|
|
if (ret != 0)
|
|
return (ret);
|
|
cbb_cardbus_auto_open(device_get_softc(brdev), type);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
cbb_cardbus_deactivate_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *res)
|
|
{
|
|
int ret;
|
|
|
|
ret = BUS_DEACTIVATE_RESOURCE(device_get_parent(brdev), child,
|
|
type, rid, res);
|
|
if (ret != 0)
|
|
return (ret);
|
|
cbb_cardbus_auto_open(device_get_softc(brdev), type);
|
|
return (0);
|
|
}
|
|
|
|
static struct resource *
|
|
cbb_cardbus_alloc_resource(device_t brdev, device_t child, int type,
|
|
int *rid, u_long start, u_long end, u_long count, u_int flags)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int tmp;
|
|
struct resource *res;
|
|
|
|
switch (type) {
|
|
case SYS_RES_IRQ:
|
|
tmp = rman_get_start(sc->irq_res);
|
|
if (start > tmp || end < tmp || count != 1) {
|
|
device_printf(child, "requested interrupt %ld-%ld,"
|
|
"count = %ld not supported by cbb\n",
|
|
start, end, count);
|
|
return (NULL);
|
|
}
|
|
start = end = tmp;
|
|
flags |= RF_SHAREABLE;
|
|
break;
|
|
case SYS_RES_IOPORT:
|
|
if (start <= cbb_start_32_io)
|
|
start = cbb_start_32_io;
|
|
if (end < start)
|
|
end = start;
|
|
break;
|
|
case SYS_RES_MEMORY:
|
|
if (start <= cbb_start_mem)
|
|
start = cbb_start_mem;
|
|
if (end < start)
|
|
end = start;
|
|
if (RF_ALIGNMENT(flags) < CBB_MEMALIGN_BITS)
|
|
flags = (flags & ~RF_ALIGNMENT_MASK) |
|
|
rman_make_alignment_flags(CBB_MEMALIGN);
|
|
break;
|
|
}
|
|
|
|
res = BUS_ALLOC_RESOURCE(device_get_parent(brdev), child, type, rid,
|
|
start, end, count, flags & ~RF_ACTIVE);
|
|
if (res == NULL) {
|
|
printf("cbb alloc res fail\n");
|
|
return (NULL);
|
|
}
|
|
cbb_insert_res(sc, res, type, *rid);
|
|
if (flags & RF_ACTIVE)
|
|
if (bus_activate_resource(child, type, *rid, res) != 0) {
|
|
bus_release_resource(child, type, *rid, res);
|
|
return (NULL);
|
|
}
|
|
|
|
return (res);
|
|
}
|
|
|
|
static int
|
|
cbb_cardbus_release_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *res)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int error;
|
|
|
|
if (rman_get_flags(res) & RF_ACTIVE) {
|
|
error = bus_deactivate_resource(child, type, rid, res);
|
|
if (error != 0)
|
|
return (error);
|
|
}
|
|
cbb_remove_res(sc, res);
|
|
return (BUS_RELEASE_RESOURCE(device_get_parent(brdev), child,
|
|
type, rid, res));
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* PC Card Power Functions */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_pcic_power_enable_socket(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int err;
|
|
|
|
DPRINTF(("cbb_pcic_socket_enable:\n"));
|
|
|
|
/* power down/up the socket to reset */
|
|
err = cbb_do_power(brdev);
|
|
if (err)
|
|
return (err);
|
|
exca_reset(&sc->exca, child);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
cbb_pcic_power_disable_socket(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
DPRINTF(("cbb_pcic_socket_disable\n"));
|
|
|
|
/* reset signal asserting... */
|
|
exca_clrb(&sc->exca, EXCA_INTR, EXCA_INTR_RESET);
|
|
DELAY(2*1000);
|
|
|
|
/* power down the socket */
|
|
cbb_power(brdev, CARD_OFF);
|
|
exca_clrb(&sc->exca, EXCA_PWRCTL, EXCA_PWRCTL_OE);
|
|
|
|
/* wait 300ms until power fails (Tpf). */
|
|
DELAY(300 * 1000);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* POWER methods */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_power_enable_socket(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
return (cbb_pcic_power_enable_socket(brdev, child));
|
|
else
|
|
return (cbb_cardbus_power_enable_socket(brdev, child));
|
|
}
|
|
|
|
static void
|
|
cbb_power_disable_socket(device_t brdev, device_t child)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
cbb_pcic_power_disable_socket(brdev, child);
|
|
else
|
|
cbb_cardbus_power_disable_socket(brdev, child);
|
|
}
|
|
|
|
static int
|
|
cbb_pcic_activate_resource(device_t brdev, device_t child, int type, int rid,
|
|
struct resource *res)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
return (exca_activate_resource(&sc->exca, child, type, rid, res));
|
|
}
|
|
|
|
static int
|
|
cbb_pcic_deactivate_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *res)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
return (exca_deactivate_resource(&sc->exca, child, type, rid, res));
|
|
}
|
|
|
|
static struct resource *
|
|
cbb_pcic_alloc_resource(device_t brdev, device_t child, int type, int *rid,
|
|
u_long start, u_long end, u_long count, u_int flags)
|
|
{
|
|
struct resource *res = NULL;
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int tmp;
|
|
|
|
switch (type) {
|
|
case SYS_RES_MEMORY:
|
|
if (start < cbb_start_mem)
|
|
start = cbb_start_mem;
|
|
if (end < start)
|
|
end = start;
|
|
flags = (flags & ~RF_ALIGNMENT_MASK) |
|
|
rman_make_alignment_flags(CBB_MEMALIGN);
|
|
break;
|
|
case SYS_RES_IOPORT:
|
|
if (start < cbb_start_16_io)
|
|
start = cbb_start_16_io;
|
|
if (end < start)
|
|
end = start;
|
|
break;
|
|
case SYS_RES_IRQ:
|
|
tmp = rman_get_start(sc->irq_res);
|
|
if (start > tmp || end < tmp || count != 1) {
|
|
device_printf(child, "requested interrupt %ld-%ld,"
|
|
"count = %ld not supported by cbb\n",
|
|
start, end, count);
|
|
return (NULL);
|
|
}
|
|
flags |= RF_SHAREABLE;
|
|
start = end = rman_get_start(sc->irq_res);
|
|
break;
|
|
}
|
|
res = BUS_ALLOC_RESOURCE(device_get_parent(brdev), child, type, rid,
|
|
start, end, count, flags & ~RF_ACTIVE);
|
|
if (res == NULL)
|
|
return (NULL);
|
|
cbb_insert_res(sc, res, type, *rid);
|
|
if (flags & RF_ACTIVE) {
|
|
if (bus_activate_resource(child, type, *rid, res) != 0) {
|
|
bus_release_resource(child, type, *rid, res);
|
|
return (NULL);
|
|
}
|
|
}
|
|
|
|
return (res);
|
|
}
|
|
|
|
static int
|
|
cbb_pcic_release_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *res)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
int error;
|
|
|
|
if (rman_get_flags(res) & RF_ACTIVE) {
|
|
error = bus_deactivate_resource(child, type, rid, res);
|
|
if (error != 0)
|
|
return (error);
|
|
}
|
|
cbb_remove_res(sc, res);
|
|
return (BUS_RELEASE_RESOURCE(device_get_parent(brdev), child,
|
|
type, rid, res));
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* PC Card methods */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_pcic_set_res_flags(device_t brdev, device_t child, int type, int rid,
|
|
uint32_t flags)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
struct resource *res;
|
|
|
|
if (type != SYS_RES_MEMORY)
|
|
return (EINVAL);
|
|
res = cbb_find_res(sc, type, rid);
|
|
if (res == NULL) {
|
|
device_printf(brdev,
|
|
"set_res_flags: specified rid not found\n");
|
|
return (ENOENT);
|
|
}
|
|
return (exca_mem_set_flags(&sc->exca, res, flags));
|
|
}
|
|
|
|
static int
|
|
cbb_pcic_set_memory_offset(device_t brdev, device_t child, int rid,
|
|
uint32_t cardaddr, uint32_t *deltap)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
struct resource *res;
|
|
|
|
res = cbb_find_res(sc, SYS_RES_MEMORY, rid);
|
|
if (res == NULL) {
|
|
device_printf(brdev,
|
|
"set_memory_offset: specified rid not found\n");
|
|
return (ENOENT);
|
|
}
|
|
return (exca_mem_set_offset(&sc->exca, res, cardaddr, deltap));
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* BUS Methods */
|
|
/************************************************************************/
|
|
|
|
|
|
static int
|
|
cbb_activate_resource(device_t brdev, device_t child, int type, int rid,
|
|
struct resource *r)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
return (cbb_pcic_activate_resource(brdev, child, type, rid, r));
|
|
else
|
|
return (cbb_cardbus_activate_resource(brdev, child, type, rid,
|
|
r));
|
|
}
|
|
|
|
static int
|
|
cbb_deactivate_resource(device_t brdev, device_t child, int type,
|
|
int rid, struct resource *r)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
return (cbb_pcic_deactivate_resource(brdev, child, type,
|
|
rid, r));
|
|
else
|
|
return (cbb_cardbus_deactivate_resource(brdev, child, type,
|
|
rid, r));
|
|
}
|
|
|
|
static struct resource *
|
|
cbb_alloc_resource(device_t brdev, device_t child, int type, int *rid,
|
|
u_long start, u_long end, u_long count, u_int flags)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
return (cbb_pcic_alloc_resource(brdev, child, type, rid,
|
|
start, end, count, flags));
|
|
else
|
|
return (cbb_cardbus_alloc_resource(brdev, child, type, rid,
|
|
start, end, count, flags));
|
|
}
|
|
|
|
static int
|
|
cbb_release_resource(device_t brdev, device_t child, int type, int rid,
|
|
struct resource *r)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
if (sc->flags & CBB_16BIT_CARD)
|
|
return (cbb_pcic_release_resource(brdev, child, type,
|
|
rid, r));
|
|
else
|
|
return (cbb_cardbus_release_resource(brdev, child, type,
|
|
rid, r));
|
|
}
|
|
|
|
static int
|
|
cbb_read_ivar(device_t brdev, device_t child, int which, uintptr_t *result)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
switch (which) {
|
|
case PCIB_IVAR_BUS:
|
|
*result = sc->secbus;
|
|
return (0);
|
|
}
|
|
return (ENOENT);
|
|
}
|
|
|
|
static int
|
|
cbb_write_ivar(device_t brdev, device_t child, int which, uintptr_t value)
|
|
{
|
|
struct cbb_softc *sc = device_get_softc(brdev);
|
|
|
|
switch (which) {
|
|
case PCIB_IVAR_BUS:
|
|
sc->secbus = value;
|
|
break;
|
|
}
|
|
return (ENOENT);
|
|
}
|
|
|
|
/************************************************************************/
|
|
/* PCI compat methods */
|
|
/************************************************************************/
|
|
|
|
static int
|
|
cbb_maxslots(device_t brdev)
|
|
{
|
|
return (0);
|
|
}
|
|
|
|
static uint32_t
|
|
cbb_read_config(device_t brdev, int b, int s, int f, int reg, int width)
|
|
{
|
|
/*
|
|
* Pass through to the next ppb up the chain (i.e. our grandparent).
|
|
*/
|
|
return (PCIB_READ_CONFIG(device_get_parent(device_get_parent(brdev)),
|
|
b, s, f, reg, width));
|
|
}
|
|
|
|
static void
|
|
cbb_write_config(device_t brdev, int b, int s, int f, int reg, uint32_t val,
|
|
int width)
|
|
{
|
|
/*
|
|
* Pass through to the next ppb up the chain (i.e. our grandparent).
|
|
*/
|
|
PCIB_WRITE_CONFIG(device_get_parent(device_get_parent(brdev)),
|
|
b, s, f, reg, val, width);
|
|
}
|
|
|
|
static int
|
|
cbb_suspend(device_t self)
|
|
{
|
|
int error = 0;
|
|
struct cbb_softc *sc = device_get_softc(self);
|
|
|
|
cbb_set(sc, CBB_SOCKET_MASK, 0); /* Quiet hardware */
|
|
bus_teardown_intr(self, sc->irq_res, sc->intrhand);
|
|
sc->flags &= ~CBB_CARD_OK; /* Card is bogus now */
|
|
error = bus_generic_suspend(self);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
cbb_resume(device_t self)
|
|
{
|
|
int error = 0;
|
|
struct cbb_softc *sc = (struct cbb_softc *)device_get_softc(self);
|
|
uint32_t tmp;
|
|
|
|
/*
|
|
* Some BIOSes will not save the BARs for the pci chips, so we
|
|
* must do it ourselves. If the BAR is reset to 0 for an I/O
|
|
* device, it will read back as 0x1, so no explicit test for
|
|
* memory devices are needed.
|
|
*
|
|
* Note: The PCI bus code should do this automatically for us on
|
|
* suspend/resume, but until it does, we have to cope.
|
|
*/
|
|
pci_write_config(self, CBBR_SOCKBASE, rman_get_start(sc->base_res), 4);
|
|
DEVPRINTF((self, "PCI Memory allocated: %08lx\n",
|
|
rman_get_start(sc->base_res)));
|
|
|
|
cbb_chipinit(sc);
|
|
|
|
/* reset interrupt -- Do we really need to do this? */
|
|
tmp = cbb_get(sc, CBB_SOCKET_EVENT);
|
|
cbb_set(sc, CBB_SOCKET_EVENT, tmp);
|
|
|
|
/* re-establish the interrupt. */
|
|
if (bus_setup_intr(self, sc->irq_res, INTR_TYPE_AV, cbb_intr, sc,
|
|
&sc->intrhand)) {
|
|
device_printf(self, "couldn't re-establish interrupt");
|
|
bus_release_resource(self, SYS_RES_IRQ, 0, sc->irq_res);
|
|
bus_release_resource(self, SYS_RES_MEMORY, CBBR_SOCKBASE,
|
|
sc->base_res);
|
|
sc->irq_res = NULL;
|
|
sc->base_res = NULL;
|
|
return (ENOMEM);
|
|
}
|
|
|
|
/* CSC Interrupt: Card detect interrupt on */
|
|
cbb_setb(sc, CBB_SOCKET_MASK, CBB_SOCKET_MASK_CD);
|
|
|
|
/* Signal the thread to wakeup. */
|
|
mtx_lock(&sc->mtx);
|
|
cv_signal(&sc->cv);
|
|
mtx_unlock(&sc->mtx);
|
|
|
|
error = bus_generic_resume(self);
|
|
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
cbb_child_present(device_t self)
|
|
{
|
|
struct cbb_softc *sc = (struct cbb_softc *)device_get_softc(self);
|
|
uint32_t sockstate;
|
|
|
|
sockstate = cbb_get(sc, CBB_SOCKET_STATE);
|
|
return (CBB_CARD_PRESENT(sockstate) &&
|
|
(sc->flags & CBB_CARD_OK) == CBB_CARD_OK);
|
|
}
|
|
|
|
static device_method_t cbb_methods[] = {
|
|
/* Device interface */
|
|
DEVMETHOD(device_probe, cbb_probe),
|
|
DEVMETHOD(device_attach, cbb_attach),
|
|
DEVMETHOD(device_detach, cbb_detach),
|
|
DEVMETHOD(device_shutdown, cbb_shutdown),
|
|
DEVMETHOD(device_suspend, cbb_suspend),
|
|
DEVMETHOD(device_resume, cbb_resume),
|
|
|
|
/* bus methods */
|
|
DEVMETHOD(bus_print_child, bus_generic_print_child),
|
|
DEVMETHOD(bus_read_ivar, cbb_read_ivar),
|
|
DEVMETHOD(bus_write_ivar, cbb_write_ivar),
|
|
DEVMETHOD(bus_alloc_resource, cbb_alloc_resource),
|
|
DEVMETHOD(bus_release_resource, cbb_release_resource),
|
|
DEVMETHOD(bus_activate_resource, cbb_activate_resource),
|
|
DEVMETHOD(bus_deactivate_resource, cbb_deactivate_resource),
|
|
DEVMETHOD(bus_driver_added, cbb_driver_added),
|
|
DEVMETHOD(bus_child_detached, cbb_child_detached),
|
|
DEVMETHOD(bus_setup_intr, cbb_setup_intr),
|
|
DEVMETHOD(bus_teardown_intr, cbb_teardown_intr),
|
|
DEVMETHOD(bus_child_present, cbb_child_present),
|
|
|
|
/* 16-bit card interface */
|
|
DEVMETHOD(card_set_res_flags, cbb_pcic_set_res_flags),
|
|
DEVMETHOD(card_set_memory_offset, cbb_pcic_set_memory_offset),
|
|
|
|
/* power interface */
|
|
DEVMETHOD(power_enable_socket, cbb_power_enable_socket),
|
|
DEVMETHOD(power_disable_socket, cbb_power_disable_socket),
|
|
|
|
/* pcib compatibility interface */
|
|
DEVMETHOD(pcib_maxslots, cbb_maxslots),
|
|
DEVMETHOD(pcib_read_config, cbb_read_config),
|
|
DEVMETHOD(pcib_write_config, cbb_write_config),
|
|
{0,0}
|
|
};
|
|
|
|
static driver_t cbb_driver = {
|
|
"cbb",
|
|
cbb_methods,
|
|
sizeof(struct cbb_softc)
|
|
};
|
|
|
|
static devclass_t cbb_devclass;
|
|
|
|
DRIVER_MODULE(cbb, pci, cbb_driver, cbb_devclass, 0, 0);
|
|
MODULE_VERSION(cbb, 1);
|
|
MODULE_DEPEND(cbb, exca, 1, 1, 1);
|