fb307d7d1d
DPCPU_DEFINE and VNET_DEFINE macros, as these cause problems for various people working on the affected files. A better long-term solution is still being considered. This reversal may give some modules empty set_pcpu or set_vnet sections, but these are harmless. Changes reverted: ------------------------------------------------------------------------ r215318 | dim | 2010-11-14 21:40:55 +0100 (Sun, 14 Nov 2010) | 4 lines Instead of unconditionally emitting .globl's for the __start_set_xxx and __stop_set_xxx symbols, only emit them when the set_vnet or set_pcpu sections are actually defined. ------------------------------------------------------------------------ r215317 | dim | 2010-11-14 21:38:11 +0100 (Sun, 14 Nov 2010) | 3 lines Apply the STATIC_VNET_DEFINE and STATIC_DPCPU_DEFINE macros throughout the tree. ------------------------------------------------------------------------ r215316 | dim | 2010-11-14 21:23:02 +0100 (Sun, 14 Nov 2010) | 2 lines Add macros to define static instances of VNET_DEFINE and DPCPU_DEFINE.
290 lines
7.6 KiB
C
290 lines
7.6 KiB
C
/*-
|
|
* Copyright (C) 1995, 1996 Wolfgang Solfrank.
|
|
* Copyright (C) 1995, 1996 TooLs GmbH.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by TooLs GmbH.
|
|
* 4. The name of TooLs GmbH may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $NetBSD: clock.c,v 1.9 2000/01/19 02:52:19 msaitoh Exp $
|
|
*/
|
|
/*
|
|
* Copyright (C) 2001 Benno Rice.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/interrupt.h>
|
|
#include <sys/ktr.h>
|
|
#include <sys/pcpu.h>
|
|
#include <sys/timeet.h>
|
|
#include <sys/timetc.h>
|
|
|
|
#include <machine/clock.h>
|
|
#include <machine/intr_machdep.h>
|
|
#include <machine/platform.h>
|
|
#include <machine/psl.h>
|
|
#include <machine/spr.h>
|
|
#include <machine/cpu.h>
|
|
#include <machine/md_var.h>
|
|
|
|
/*
|
|
* Initially we assume a processor with a bus frequency of 12.5 MHz.
|
|
*/
|
|
static int initialized = 0;
|
|
static u_long ns_per_tick = 80;
|
|
static u_long ticks_per_sec = 12500000;
|
|
static u_long *decr_counts[MAXCPU];
|
|
|
|
#define DIFF19041970 2082844800
|
|
|
|
static int decr_et_start(struct eventtimer *et,
|
|
struct bintime *first, struct bintime *period);
|
|
static int decr_et_stop(struct eventtimer *et);
|
|
static timecounter_get_t decr_get_timecount;
|
|
|
|
struct decr_state {
|
|
int mode; /* 0 - off, 1 - periodic, 2 - one-shot. */
|
|
int32_t div; /* Periodic divisor. */
|
|
};
|
|
static DPCPU_DEFINE(struct decr_state, decr_state);
|
|
|
|
static struct eventtimer decr_et;
|
|
static struct timecounter decr_timecounter = {
|
|
decr_get_timecount, /* get_timecount */
|
|
0, /* no poll_pps */
|
|
~0u, /* counter_mask */
|
|
0, /* frequency */
|
|
"timebase" /* name */
|
|
};
|
|
|
|
/*
|
|
* Decrementer interrupt handler.
|
|
*/
|
|
void
|
|
decr_intr(struct trapframe *frame)
|
|
{
|
|
struct decr_state *s = DPCPU_PTR(decr_state);
|
|
|
|
if (!initialized)
|
|
return;
|
|
|
|
(*decr_counts[curcpu])++;
|
|
|
|
/*
|
|
* Interrupt handler must reset DIS to avoid getting another
|
|
* interrupt once EE is enabled.
|
|
*/
|
|
mtspr(SPR_TSR, TSR_DIS);
|
|
|
|
CTR1(KTR_INTR, "%s: DEC interrupt", __func__);
|
|
|
|
if (s->mode == 2)
|
|
decr_et_stop(NULL);
|
|
|
|
if (decr_et.et_active)
|
|
decr_et.et_event_cb(&decr_et, decr_et.et_arg);
|
|
}
|
|
|
|
void
|
|
cpu_initclocks(void)
|
|
{
|
|
|
|
decr_tc_init();
|
|
cpu_initclocks_bsp();
|
|
}
|
|
|
|
/*
|
|
* BSP early initialization.
|
|
*/
|
|
void
|
|
decr_init(void)
|
|
{
|
|
struct cpuref cpu;
|
|
char buf[32];
|
|
|
|
if (platform_smp_get_bsp(&cpu) != 0)
|
|
platform_smp_first_cpu(&cpu);
|
|
ticks_per_sec = platform_timebase_freq(&cpu);
|
|
ns_per_tick = 1000000000 / ticks_per_sec;
|
|
|
|
set_cputicker(mftb, ticks_per_sec, 0);
|
|
snprintf(buf, sizeof(buf), "cpu%d:decrementer", curcpu);
|
|
intrcnt_add(buf, &decr_counts[curcpu]);
|
|
decr_et_stop(NULL);
|
|
initialized = 1;
|
|
}
|
|
|
|
#ifdef SMP
|
|
/*
|
|
* AP early initialization.
|
|
*/
|
|
void
|
|
decr_ap_init(void)
|
|
{
|
|
char buf[32];
|
|
|
|
snprintf(buf, sizeof(buf), "cpu%d:decrementer", curcpu);
|
|
intrcnt_add(buf, &decr_counts[curcpu]);
|
|
decr_et_stop(NULL);
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* Final initialization.
|
|
*/
|
|
void
|
|
decr_tc_init(void)
|
|
{
|
|
|
|
decr_timecounter.tc_frequency = ticks_per_sec;
|
|
tc_init(&decr_timecounter);
|
|
decr_et.et_name = "decrementer";
|
|
decr_et.et_flags = ET_FLAGS_PERIODIC | ET_FLAGS_ONESHOT |
|
|
ET_FLAGS_PERCPU;
|
|
decr_et.et_quality = 1000;
|
|
decr_et.et_frequency = ticks_per_sec;
|
|
decr_et.et_min_period.sec = 0;
|
|
decr_et.et_min_period.frac =
|
|
((0x00000002LLU << 32) / ticks_per_sec) << 32;
|
|
decr_et.et_max_period.sec = 0xfffffffeLLU / ticks_per_sec;
|
|
decr_et.et_max_period.frac =
|
|
((0xfffffffeLLU << 32) / ticks_per_sec) << 32;
|
|
decr_et.et_start = decr_et_start;
|
|
decr_et.et_stop = decr_et_stop;
|
|
decr_et.et_priv = NULL;
|
|
et_register(&decr_et);
|
|
}
|
|
|
|
/*
|
|
* Event timer start method.
|
|
*/
|
|
static int
|
|
decr_et_start(struct eventtimer *et,
|
|
struct bintime *first, struct bintime *period)
|
|
{
|
|
struct decr_state *s = DPCPU_PTR(decr_state);
|
|
uint32_t fdiv, tcr;
|
|
|
|
if (period != NULL) {
|
|
s->mode = 1;
|
|
s->div = (decr_et.et_frequency * (period->frac >> 32)) >> 32;
|
|
if (period->sec != 0)
|
|
s->div += decr_et.et_frequency * period->sec;
|
|
} else {
|
|
s->mode = 2;
|
|
s->div = 0xffffffff;
|
|
}
|
|
if (first != NULL) {
|
|
fdiv = (decr_et.et_frequency * (first->frac >> 32)) >> 32;
|
|
if (first->sec != 0)
|
|
fdiv += decr_et.et_frequency * first->sec;
|
|
} else
|
|
fdiv = s->div;
|
|
|
|
tcr = mfspr(SPR_TCR);
|
|
tcr |= TCR_DIE;
|
|
if (s->mode == 1) {
|
|
mtspr(SPR_DECAR, s->div);
|
|
tcr |= TCR_ARE;
|
|
} else
|
|
tcr &= ~TCR_ARE;
|
|
mtdec(fdiv);
|
|
mtspr(SPR_TCR, tcr);
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Event timer stop method.
|
|
*/
|
|
static int
|
|
decr_et_stop(struct eventtimer *et)
|
|
{
|
|
struct decr_state *s = DPCPU_PTR(decr_state);
|
|
uint32_t tcr;
|
|
|
|
s->mode = 0;
|
|
s->div = 0xffffffff;
|
|
tcr = mfspr(SPR_TCR);
|
|
tcr &= ~(TCR_DIE | TCR_ARE);
|
|
mtspr(SPR_TCR, tcr);
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Timecounter get method.
|
|
*/
|
|
static unsigned
|
|
decr_get_timecount(struct timecounter *tc)
|
|
{
|
|
quad_t tb;
|
|
|
|
tb = mftb();
|
|
return (tb);
|
|
}
|
|
|
|
/*
|
|
* Wait for about n microseconds (at least!).
|
|
*/
|
|
void
|
|
DELAY(int n)
|
|
{
|
|
u_quad_t start, end, now;
|
|
|
|
start = mftb();
|
|
end = start + (u_quad_t)ticks_per_sec / (1000000ULL / n);
|
|
do {
|
|
now = mftb();
|
|
} while (now < end || (now > start && end < start));
|
|
}
|
|
|