8aa125d0c3
kernel and userland. Reviewed by: andrew, imp, kib Sponsored by: DARPA, AFRL Sponsored by: HEIF5 Differential Revision: https://reviews.freebsd.org/D4554
470 lines
18 KiB
C
470 lines
18 KiB
C
/* $NetBSD: bus.h,v 1.11 2003/07/28 17:35:54 thorpej Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1996, 1997, 1998, 2001 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
|
|
* NASA Ames Research Center.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*-
|
|
* Copyright (c) 1996 Charles M. Hannum. All rights reserved.
|
|
* Copyright (c) 1996 Christopher G. Demetriou. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Christopher G. Demetriou
|
|
* for the NetBSD Project.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* From: sys/arm/include/bus.h
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_BUS_H_
|
|
#define _MACHINE_BUS_H_
|
|
|
|
#include <machine/_bus.h>
|
|
|
|
#define BUS_SPACE_ALIGNED_POINTER(p, t) ALIGNED_POINTER(p, t)
|
|
|
|
#define BUS_SPACE_MAXADDR_24BIT 0xFFFFFFUL
|
|
#define BUS_SPACE_MAXADDR_32BIT 0xFFFFFFFFUL
|
|
#define BUS_SPACE_MAXSIZE_24BIT 0xFFFFFFUL
|
|
#define BUS_SPACE_MAXSIZE_32BIT 0xFFFFFFFFUL
|
|
|
|
#define BUS_SPACE_MAXADDR 0xFFFFFFFFFFFFFFFFUL
|
|
#define BUS_SPACE_MAXSIZE 0xFFFFFFFFFFFFFFFFUL
|
|
|
|
#define BUS_SPACE_MAP_CACHEABLE 0x01
|
|
#define BUS_SPACE_MAP_LINEAR 0x02
|
|
#define BUS_SPACE_MAP_PREFETCHABLE 0x04
|
|
|
|
#define BUS_SPACE_UNRESTRICTED (~0)
|
|
|
|
#define BUS_SPACE_BARRIER_READ 0x01
|
|
#define BUS_SPACE_BARRIER_WRITE 0x02
|
|
|
|
|
|
struct bus_space {
|
|
/* cookie */
|
|
void *bs_cookie;
|
|
|
|
/* mapping/unmapping */
|
|
int (*bs_map) (void *, bus_addr_t, bus_size_t,
|
|
int, bus_space_handle_t *);
|
|
void (*bs_unmap) (void *, bus_space_handle_t, bus_size_t);
|
|
int (*bs_subregion) (void *, bus_space_handle_t,
|
|
bus_size_t, bus_size_t, bus_space_handle_t *);
|
|
|
|
/* allocation/deallocation */
|
|
int (*bs_alloc) (void *, bus_addr_t, bus_addr_t,
|
|
bus_size_t, bus_size_t, bus_size_t, int,
|
|
bus_addr_t *, bus_space_handle_t *);
|
|
void (*bs_free) (void *, bus_space_handle_t,
|
|
bus_size_t);
|
|
|
|
/* get kernel virtual address */
|
|
/* barrier */
|
|
void (*bs_barrier) (void *, bus_space_handle_t,
|
|
bus_size_t, bus_size_t, int);
|
|
|
|
/* read single */
|
|
u_int8_t (*bs_r_1) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int16_t (*bs_r_2) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int32_t (*bs_r_4) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int64_t (*bs_r_8) (void *, bus_space_handle_t, bus_size_t);
|
|
|
|
/* read multiple */
|
|
void (*bs_rm_1) (void *, bus_space_handle_t, bus_size_t,
|
|
u_int8_t *, bus_size_t);
|
|
void (*bs_rm_2) (void *, bus_space_handle_t, bus_size_t,
|
|
u_int16_t *, bus_size_t);
|
|
void (*bs_rm_4) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t *, bus_size_t);
|
|
void (*bs_rm_8) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t *, bus_size_t);
|
|
|
|
/* read region */
|
|
void (*bs_rr_1) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t *, bus_size_t);
|
|
void (*bs_rr_2) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t *, bus_size_t);
|
|
void (*bs_rr_4) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t *, bus_size_t);
|
|
void (*bs_rr_8) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t *, bus_size_t);
|
|
|
|
/* write single */
|
|
void (*bs_w_1) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t);
|
|
void (*bs_w_2) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t);
|
|
void (*bs_w_4) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t);
|
|
void (*bs_w_8) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t);
|
|
|
|
/* write multiple */
|
|
void (*bs_wm_1) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int8_t *, bus_size_t);
|
|
void (*bs_wm_2) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int16_t *, bus_size_t);
|
|
void (*bs_wm_4) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int32_t *, bus_size_t);
|
|
void (*bs_wm_8) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int64_t *, bus_size_t);
|
|
|
|
/* write region */
|
|
void (*bs_wr_1) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int8_t *, bus_size_t);
|
|
void (*bs_wr_2) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int16_t *, bus_size_t);
|
|
void (*bs_wr_4) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int32_t *, bus_size_t);
|
|
void (*bs_wr_8) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int64_t *, bus_size_t);
|
|
|
|
/* set multiple */
|
|
void (*bs_sm_1) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t, bus_size_t);
|
|
void (*bs_sm_2) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t, bus_size_t);
|
|
void (*bs_sm_4) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t, bus_size_t);
|
|
void (*bs_sm_8) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t, bus_size_t);
|
|
|
|
/* set region */
|
|
void (*bs_sr_1) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t, bus_size_t);
|
|
void (*bs_sr_2) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t, bus_size_t);
|
|
void (*bs_sr_4) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t, bus_size_t);
|
|
void (*bs_sr_8) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t, bus_size_t);
|
|
|
|
/* copy */
|
|
void (*bs_c_1) (void *, bus_space_handle_t, bus_size_t,
|
|
bus_space_handle_t, bus_size_t, bus_size_t);
|
|
void (*bs_c_2) (void *, bus_space_handle_t, bus_size_t,
|
|
bus_space_handle_t, bus_size_t, bus_size_t);
|
|
void (*bs_c_4) (void *, bus_space_handle_t, bus_size_t,
|
|
bus_space_handle_t, bus_size_t, bus_size_t);
|
|
void (*bs_c_8) (void *, bus_space_handle_t, bus_size_t,
|
|
bus_space_handle_t, bus_size_t, bus_size_t);
|
|
|
|
/* read single stream */
|
|
u_int8_t (*bs_r_1_s) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int16_t (*bs_r_2_s) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int32_t (*bs_r_4_s) (void *, bus_space_handle_t, bus_size_t);
|
|
u_int64_t (*bs_r_8_s) (void *, bus_space_handle_t, bus_size_t);
|
|
|
|
/* read multiple stream */
|
|
void (*bs_rm_1_s) (void *, bus_space_handle_t, bus_size_t,
|
|
u_int8_t *, bus_size_t);
|
|
void (*bs_rm_2_s) (void *, bus_space_handle_t, bus_size_t,
|
|
u_int16_t *, bus_size_t);
|
|
void (*bs_rm_4_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t *, bus_size_t);
|
|
void (*bs_rm_8_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t *, bus_size_t);
|
|
|
|
/* read region stream */
|
|
void (*bs_rr_1_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t *, bus_size_t);
|
|
void (*bs_rr_2_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t *, bus_size_t);
|
|
void (*bs_rr_4_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t *, bus_size_t);
|
|
void (*bs_rr_8_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t *, bus_size_t);
|
|
|
|
/* write single stream */
|
|
void (*bs_w_1_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int8_t);
|
|
void (*bs_w_2_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int16_t);
|
|
void (*bs_w_4_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int32_t);
|
|
void (*bs_w_8_s) (void *, bus_space_handle_t,
|
|
bus_size_t, u_int64_t);
|
|
|
|
/* write multiple stream */
|
|
void (*bs_wm_1_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int8_t *, bus_size_t);
|
|
void (*bs_wm_2_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int16_t *, bus_size_t);
|
|
void (*bs_wm_4_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int32_t *, bus_size_t);
|
|
void (*bs_wm_8_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int64_t *, bus_size_t);
|
|
|
|
/* write region stream */
|
|
void (*bs_wr_1_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int8_t *, bus_size_t);
|
|
void (*bs_wr_2_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int16_t *, bus_size_t);
|
|
void (*bs_wr_4_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int32_t *, bus_size_t);
|
|
void (*bs_wr_8_s) (void *, bus_space_handle_t,
|
|
bus_size_t, const u_int64_t *, bus_size_t);
|
|
};
|
|
|
|
|
|
/*
|
|
* Utility macros; INTERNAL USE ONLY.
|
|
*/
|
|
#define __bs_c(a,b) __CONCAT(a,b)
|
|
#define __bs_opname(op,size) __bs_c(__bs_c(__bs_c(bs_,op),_),size)
|
|
|
|
#define __bs_rs(sz, t, h, o) \
|
|
(*(t)->__bs_opname(r,sz))((t)->bs_cookie, h, o)
|
|
#define __bs_ws(sz, t, h, o, v) \
|
|
(*(t)->__bs_opname(w,sz))((t)->bs_cookie, h, o, v)
|
|
#define __bs_nonsingle(type, sz, t, h, o, a, c) \
|
|
(*(t)->__bs_opname(type,sz))((t)->bs_cookie, h, o, a, c)
|
|
#define __bs_set(type, sz, t, h, o, v, c) \
|
|
(*(t)->__bs_opname(type,sz))((t)->bs_cookie, h, o, v, c)
|
|
#define __bs_copy(sz, t, h1, o1, h2, o2, cnt) \
|
|
(*(t)->__bs_opname(c,sz))((t)->bs_cookie, h1, o1, h2, o2, cnt)
|
|
|
|
#define __bs_opname_s(op,size) __bs_c(__bs_c(__bs_c(__bs_c(bs_,op),_),size),_s)
|
|
#define __bs_rs_s(sz, t, h, o) \
|
|
(*(t)->__bs_opname_s(r,sz))((t)->bs_cookie, h, o)
|
|
#define __bs_ws_s(sz, t, h, o, v) \
|
|
(*(t)->__bs_opname_s(w,sz))((t)->bs_cookie, h, o, v)
|
|
#define __bs_nonsingle_s(type, sz, t, h, o, a, c) \
|
|
(*(t)->__bs_opname_s(type,sz))((t)->bs_cookie, h, o, a, c)
|
|
|
|
|
|
/*
|
|
* Mapping and unmapping operations.
|
|
*/
|
|
#define bus_space_map(t, a, s, c, hp) \
|
|
(*(t)->bs_map)((t)->bs_cookie, (a), (s), (c), (hp))
|
|
#define bus_space_unmap(t, h, s) \
|
|
(*(t)->bs_unmap)((t)->bs_cookie, (h), (s))
|
|
#define bus_space_subregion(t, h, o, s, hp) \
|
|
(*(t)->bs_subregion)((t)->bs_cookie, (h), (o), (s), (hp))
|
|
|
|
|
|
/*
|
|
* Allocation and deallocation operations.
|
|
*/
|
|
#define bus_space_alloc(t, rs, re, s, a, b, c, ap, hp) \
|
|
(*(t)->bs_alloc)((t)->bs_cookie, (rs), (re), (s), (a), (b), \
|
|
(c), (ap), (hp))
|
|
#define bus_space_free(t, h, s) \
|
|
(*(t)->bs_free)((t)->bs_cookie, (h), (s))
|
|
|
|
/*
|
|
* Bus barrier operations.
|
|
*/
|
|
#define bus_space_barrier(t, h, o, l, f) \
|
|
(*(t)->bs_barrier)((t)->bs_cookie, (h), (o), (l), (f))
|
|
|
|
|
|
|
|
/*
|
|
* Bus read (single) operations.
|
|
*/
|
|
#define bus_space_read_1(t, h, o) __bs_rs(1,(t),(h),(o))
|
|
#define bus_space_read_2(t, h, o) __bs_rs(2,(t),(h),(o))
|
|
#define bus_space_read_4(t, h, o) __bs_rs(4,(t),(h),(o))
|
|
#define bus_space_read_8(t, h, o) __bs_rs(8,(t),(h),(o))
|
|
|
|
#define bus_space_read_stream_1(t, h, o) __bs_rs_s(1,(t), (h), (o))
|
|
#define bus_space_read_stream_2(t, h, o) __bs_rs_s(2,(t), (h), (o))
|
|
#define bus_space_read_stream_4(t, h, o) __bs_rs_s(4,(t), (h), (o))
|
|
#define bus_space_read_stream_8(t, h, o) __bs_rs_s(8,8,(t),(h),(o))
|
|
|
|
/*
|
|
* Bus read multiple operations.
|
|
*/
|
|
#define bus_space_read_multi_1(t, h, o, a, c) \
|
|
__bs_nonsingle(rm,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_2(t, h, o, a, c) \
|
|
__bs_nonsingle(rm,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_4(t, h, o, a, c) \
|
|
__bs_nonsingle(rm,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_8(t, h, o, a, c) \
|
|
__bs_nonsingle(rm,8,(t),(h),(o),(a),(c))
|
|
|
|
#define bus_space_read_multi_stream_1(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rm,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_stream_2(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rm,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_stream_4(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rm,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_multi_stream_8(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rm,8,(t),(h),(o),(a),(c))
|
|
|
|
|
|
/*
|
|
* Bus read region operations.
|
|
*/
|
|
#define bus_space_read_region_1(t, h, o, a, c) \
|
|
__bs_nonsingle(rr,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_2(t, h, o, a, c) \
|
|
__bs_nonsingle(rr,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_4(t, h, o, a, c) \
|
|
__bs_nonsingle(rr,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_8(t, h, o, a, c) \
|
|
__bs_nonsingle(rr,8,(t),(h),(o),(a),(c))
|
|
|
|
#define bus_space_read_region_stream_1(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rr,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_stream_2(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rr,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_stream_4(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rr,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_read_region_stream_8(t, h, o, a, c) \
|
|
__bs_nonsingle_s(rr,8,(t),(h),(o),(a),(c))
|
|
|
|
|
|
/*
|
|
* Bus write (single) operations.
|
|
*/
|
|
#define bus_space_write_1(t, h, o, v) __bs_ws(1,(t),(h),(o),(v))
|
|
#define bus_space_write_2(t, h, o, v) __bs_ws(2,(t),(h),(o),(v))
|
|
#define bus_space_write_4(t, h, o, v) __bs_ws(4,(t),(h),(o),(v))
|
|
#define bus_space_write_8(t, h, o, v) __bs_ws(8,(t),(h),(o),(v))
|
|
|
|
#define bus_space_write_stream_1(t, h, o, v) __bs_ws_s(1,(t),(h),(o),(v))
|
|
#define bus_space_write_stream_2(t, h, o, v) __bs_ws_s(2,(t),(h),(o),(v))
|
|
#define bus_space_write_stream_4(t, h, o, v) __bs_ws_s(4,(t),(h),(o),(v))
|
|
#define bus_space_write_stream_8(t, h, o, v) __bs_ws_s(8,(t),(h),(o),(v))
|
|
|
|
|
|
/*
|
|
* Bus write multiple operations.
|
|
*/
|
|
#define bus_space_write_multi_1(t, h, o, a, c) \
|
|
__bs_nonsingle(wm,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_2(t, h, o, a, c) \
|
|
__bs_nonsingle(wm,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_4(t, h, o, a, c) \
|
|
__bs_nonsingle(wm,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_8(t, h, o, a, c) \
|
|
__bs_nonsingle(wm,8,(t),(h),(o),(a),(c))
|
|
|
|
#define bus_space_write_multi_stream_1(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wm,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_stream_2(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wm,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_stream_4(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wm,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_multi_stream_8(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wm,8,(t),(h),(o),(a),(c))
|
|
|
|
|
|
/*
|
|
* Bus write region operations.
|
|
*/
|
|
#define bus_space_write_region_1(t, h, o, a, c) \
|
|
__bs_nonsingle(wr,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_2(t, h, o, a, c) \
|
|
__bs_nonsingle(wr,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_4(t, h, o, a, c) \
|
|
__bs_nonsingle(wr,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_8(t, h, o, a, c) \
|
|
__bs_nonsingle(wr,8,(t),(h),(o),(a),(c))
|
|
|
|
#define bus_space_write_region_stream_1(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wr,1,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_stream_2(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wr,2,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_stream_4(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wr,4,(t),(h),(o),(a),(c))
|
|
#define bus_space_write_region_stream_8(t, h, o, a, c) \
|
|
__bs_nonsingle_s(wr,8,(t),(h),(o),(a),(c))
|
|
|
|
|
|
/*
|
|
* Set multiple operations.
|
|
*/
|
|
#define bus_space_set_multi_1(t, h, o, v, c) \
|
|
__bs_set(sm,1,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_multi_2(t, h, o, v, c) \
|
|
__bs_set(sm,2,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_multi_4(t, h, o, v, c) \
|
|
__bs_set(sm,4,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_multi_8(t, h, o, v, c) \
|
|
__bs_set(sm,8,(t),(h),(o),(v),(c))
|
|
|
|
|
|
/*
|
|
* Set region operations.
|
|
*/
|
|
#define bus_space_set_region_1(t, h, o, v, c) \
|
|
__bs_set(sr,1,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_region_2(t, h, o, v, c) \
|
|
__bs_set(sr,2,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_region_4(t, h, o, v, c) \
|
|
__bs_set(sr,4,(t),(h),(o),(v),(c))
|
|
#define bus_space_set_region_8(t, h, o, v, c) \
|
|
__bs_set(sr,8,(t),(h),(o),(v),(c))
|
|
|
|
|
|
/*
|
|
* Copy operations.
|
|
*/
|
|
#define bus_space_copy_region_1(t, h1, o1, h2, o2, c) \
|
|
__bs_copy(1, t, h1, o1, h2, o2, c)
|
|
#define bus_space_copy_region_2(t, h1, o1, h2, o2, c) \
|
|
__bs_copy(2, t, h1, o1, h2, o2, c)
|
|
#define bus_space_copy_region_4(t, h1, o1, h2, o2, c) \
|
|
__bs_copy(4, t, h1, o1, h2, o2, c)
|
|
#define bus_space_copy_region_8(t, h1, o1, h2, o2, c) \
|
|
__bs_copy(8, t, h1, o1, h2, o2, c)
|
|
|
|
#include <machine/bus_dma.h>
|
|
|
|
#endif /* _MACHINE_BUS_H_ */
|