hselasky b33c688c74 Don't separate the status stage of the XHCI USB control transfers into ... its own job because this breaks the simplified QEMU XHCI TRB parser, which expects the complete USB control transfer as a series of back to back TRBs. The old behaviour is kept under #ifdef in case this change breaks enumeration of any USB devices. PR: 212021 MFC after: 1 week		2016-08-22 19:32:50 +00:00
..
at91dci_atmelarm.c
at91dci_fdt.c
at91dci.c
at91dci.h
atmegadci_atmelarm.c
atmegadci.c
atmegadci.h
avr32dci.c
avr32dci.h
dwc_otg_fdt.c
dwc_otg_fdt.h
dwc_otg_hisi.c
dwc_otg.c	Fix interrupt loop when switching from USB device to USB host mode by	2016-07-04 17:12:22 +00:00
dwc_otg.h
dwc_otgreg.h
ehci_fsl.c	Use OF_prop_free instead of direct call to free(9)	2016-05-14 18:44:30 +00:00
ehci_imx.c
ehci_ixp4xx.c	sys/dev: replace comma with semicolon when pertinent.	2016-08-09 19:41:46 +00:00
ehci_mv.c
ehci_pci.c
ehci.c
ehci.h
ehcireg.h
generic_ehci.c	Add a generic EHCI USB driver based on the Allwinner A10 driver. It is ACPI	2016-07-29 08:50:36 +00:00
generic_ohci.c	EXTRES: Add OF node as argument to all <foo>_get_by_ofw_<bar>() functions.	2016-07-10 18:28:15 +00:00
generic_usb_if.m	Add driver for "generic-ohci" as defined by FDT.	2016-05-17 17:46:12 +00:00
musb_otg_atmelarm.c
musb_otg.c
musb_otg.h
ohci_pci.c
ohci_s3c24x0.c
ohci.c
ohci.h
ohcireg.h
saf1761_otg_boot.c
saf1761_otg_fdt.c
saf1761_otg_reg.h
saf1761_otg.c
saf1761_otg.h
uhci_pci.c
uhci.c
uhci.h
uhcireg.h
usb_controller.c
uss820dci_atmelarm.c
uss820dci.c
uss820dci.h
xhci_mv.c
xhci_pci.c	Add some device IDs from Intel Sunrise Point chipsets.	2016-05-03 15:27:47 +00:00
xhci.c	Don't separate the status stage of the XHCI USB control transfers into	2016-08-22 19:32:50 +00:00
xhci.h	Fix regression issue with XHCI on 32-bit ARMv7 Armada-38x. Make sure	2016-07-06 10:57:04 +00:00
xhcireg.h	Update the definition for number of scratch pages to match the latest	2016-06-22 09:03:55 +00:00