Peter Wemm 77c99f362a Ensure that we set all the %cr0 bits to a known state for the AP's before
they make it through to userland.  This should fix the p5-smp problem
without affecting the other cpus (eg: cyrix, see initcpu.c and the special
cache handling for these cpu types).
2002-01-16 00:44:29 +00:00
..
2001-11-02 18:05:43 +00:00
2001-12-11 23:33:44 +00:00
1999-08-28 01:08:13 +00:00
1999-08-28 01:08:13 +00:00
2001-12-11 23:33:44 +00:00
1999-08-28 01:08:13 +00:00
1999-08-28 01:08:13 +00:00
1999-08-28 01:08:13 +00:00
2001-09-12 08:38:13 +00:00
1999-08-28 01:08:13 +00:00
2001-09-12 08:38:13 +00:00
2001-12-11 23:33:44 +00:00
2001-12-11 23:33:44 +00:00
1999-08-28 01:08:13 +00:00
2001-09-05 01:36:46 +00:00
2001-09-05 01:36:46 +00:00
2001-12-17 23:14:35 +00:00
1999-08-28 01:08:13 +00:00