2e43efd0bb
Reviewed by: rgrimes MFC after: 1 month Differential Revision: https://reviews.freebsd.org/D19485
762 lines
20 KiB
C
762 lines
20 KiB
C
/*-
|
|
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
|
*
|
|
* Copyright (c) 2003 John Baldwin <jhb@FreeBSD.org>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/limits.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/smp.h>
|
|
#include <vm/vm.h>
|
|
#include <vm/pmap.h>
|
|
|
|
#include <x86/apicreg.h>
|
|
#include <machine/intr_machdep.h>
|
|
#include <x86/apicvar.h>
|
|
#include <machine/md_var.h>
|
|
#include <x86/vmware.h>
|
|
|
|
#include <contrib/dev/acpica/include/acpi.h>
|
|
#include <contrib/dev/acpica/include/aclocal.h>
|
|
#include <contrib/dev/acpica/include/actables.h>
|
|
|
|
#include <dev/acpica/acpivar.h>
|
|
#include <dev/pci/pcivar.h>
|
|
|
|
/* These two arrays are indexed by APIC IDs. */
|
|
static struct {
|
|
void *io_apic;
|
|
UINT32 io_vector;
|
|
} *ioapics;
|
|
|
|
static struct lapic_info {
|
|
u_int la_enabled;
|
|
u_int la_acpi_id;
|
|
} *lapics;
|
|
|
|
int madt_found_sci_override;
|
|
static ACPI_TABLE_MADT *madt;
|
|
static vm_paddr_t madt_physaddr;
|
|
static vm_offset_t madt_length;
|
|
|
|
static MALLOC_DEFINE(M_MADT, "madt_table", "ACPI MADT Table Items");
|
|
|
|
static enum intr_polarity interrupt_polarity(UINT16 IntiFlags, UINT8 Source);
|
|
static enum intr_trigger interrupt_trigger(UINT16 IntiFlags, UINT8 Source);
|
|
static int madt_find_cpu(u_int acpi_id, u_int *apic_id);
|
|
static int madt_find_interrupt(int intr, void **apic, u_int *pin);
|
|
static void madt_parse_apics(ACPI_SUBTABLE_HEADER *entry, void *arg);
|
|
static void madt_parse_interrupt_override(
|
|
ACPI_MADT_INTERRUPT_OVERRIDE *intr);
|
|
static void madt_parse_ints(ACPI_SUBTABLE_HEADER *entry,
|
|
void *arg __unused);
|
|
static void madt_parse_local_nmi(ACPI_MADT_LOCAL_APIC_NMI *nmi);
|
|
static void madt_parse_nmi(ACPI_MADT_NMI_SOURCE *nmi);
|
|
static int madt_probe(void);
|
|
static int madt_probe_cpus(void);
|
|
static void madt_probe_cpus_handler(ACPI_SUBTABLE_HEADER *entry,
|
|
void *arg __unused);
|
|
static void madt_setup_cpus_handler(ACPI_SUBTABLE_HEADER *entry,
|
|
void *arg __unused);
|
|
static void madt_register(void *dummy);
|
|
static int madt_setup_local(void);
|
|
static int madt_setup_io(void);
|
|
static void madt_walk_table(acpi_subtable_handler *handler, void *arg);
|
|
|
|
static struct apic_enumerator madt_enumerator = {
|
|
.apic_name = "MADT",
|
|
.apic_probe = madt_probe,
|
|
.apic_probe_cpus = madt_probe_cpus,
|
|
.apic_setup_local = madt_setup_local,
|
|
.apic_setup_io = madt_setup_io
|
|
};
|
|
|
|
/*
|
|
* Look for an ACPI Multiple APIC Description Table ("APIC")
|
|
*/
|
|
static int
|
|
madt_probe(void)
|
|
{
|
|
|
|
madt_physaddr = acpi_find_table(ACPI_SIG_MADT);
|
|
if (madt_physaddr == 0)
|
|
return (ENXIO);
|
|
return (-50);
|
|
}
|
|
|
|
/*
|
|
* Run through the MP table enumerating CPUs.
|
|
*/
|
|
static int
|
|
madt_probe_cpus(void)
|
|
{
|
|
|
|
madt = acpi_map_table(madt_physaddr, ACPI_SIG_MADT);
|
|
madt_length = madt->Header.Length;
|
|
KASSERT(madt != NULL, ("Unable to re-map MADT"));
|
|
madt_walk_table(madt_probe_cpus_handler, NULL);
|
|
acpi_unmap_table(madt);
|
|
madt = NULL;
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Initialize the local APIC on the BSP.
|
|
*/
|
|
static int
|
|
madt_setup_local(void)
|
|
{
|
|
ACPI_TABLE_DMAR *dmartbl;
|
|
vm_paddr_t dmartbl_physaddr;
|
|
const char *reason;
|
|
char *hw_vendor;
|
|
u_int p[4];
|
|
int user_x2apic;
|
|
bool bios_x2apic;
|
|
|
|
if ((cpu_feature2 & CPUID2_X2APIC) != 0) {
|
|
reason = NULL;
|
|
|
|
/*
|
|
* Automatically detect several configurations where
|
|
* x2APIC mode is known to cause troubles. User can
|
|
* override the setting with hw.x2apic_enable tunable.
|
|
*/
|
|
dmartbl_physaddr = acpi_find_table(ACPI_SIG_DMAR);
|
|
if (dmartbl_physaddr != 0) {
|
|
dmartbl = acpi_map_table(dmartbl_physaddr,
|
|
ACPI_SIG_DMAR);
|
|
if ((dmartbl->Flags & ACPI_DMAR_X2APIC_OPT_OUT) != 0)
|
|
reason = "by DMAR table";
|
|
acpi_unmap_table(dmartbl);
|
|
}
|
|
if (vm_guest == VM_GUEST_VMWARE) {
|
|
vmware_hvcall(VMW_HVCMD_GETVCPU_INFO, p);
|
|
if ((p[0] & VMW_VCPUINFO_VCPU_RESERVED) != 0 ||
|
|
(p[0] & VMW_VCPUINFO_LEGACY_X2APIC) == 0)
|
|
reason =
|
|
"inside VMWare without intr redirection";
|
|
} else if (vm_guest == VM_GUEST_XEN) {
|
|
reason = "due to running under XEN";
|
|
} else if (vm_guest == VM_GUEST_NO &&
|
|
CPUID_TO_FAMILY(cpu_id) == 0x6 &&
|
|
CPUID_TO_MODEL(cpu_id) == 0x2a) {
|
|
hw_vendor = kern_getenv("smbios.planar.maker");
|
|
/*
|
|
* It seems that some Lenovo and ASUS
|
|
* SandyBridge-based notebook BIOSes have a
|
|
* bug which prevents booting AP in x2APIC
|
|
* mode. Since the only way to detect mobile
|
|
* CPU is to check northbridge pci id, which
|
|
* cannot be done that early, disable x2APIC
|
|
* for all Lenovo and ASUS SandyBridge
|
|
* machines.
|
|
*/
|
|
if (hw_vendor != NULL) {
|
|
if (!strcmp(hw_vendor, "LENOVO") ||
|
|
!strcmp(hw_vendor,
|
|
"ASUSTeK Computer Inc.")) {
|
|
reason =
|
|
"for a suspected SandyBridge BIOS bug";
|
|
}
|
|
freeenv(hw_vendor);
|
|
}
|
|
}
|
|
bios_x2apic = lapic_is_x2apic();
|
|
if (reason != NULL && bios_x2apic) {
|
|
if (bootverbose)
|
|
printf("x2APIC should be disabled %s but "
|
|
"already enabled by BIOS; enabling.\n",
|
|
reason);
|
|
reason = NULL;
|
|
}
|
|
if (reason == NULL)
|
|
x2apic_mode = 1;
|
|
else if (bootverbose)
|
|
printf("x2APIC available but disabled %s\n", reason);
|
|
user_x2apic = x2apic_mode;
|
|
TUNABLE_INT_FETCH("hw.x2apic_enable", &user_x2apic);
|
|
if (user_x2apic != x2apic_mode) {
|
|
if (bios_x2apic && !user_x2apic)
|
|
printf("x2APIC disabled by tunable and "
|
|
"enabled by BIOS; ignoring tunable.");
|
|
else
|
|
x2apic_mode = user_x2apic;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Truncate max_apic_id if not in x2APIC mode. Some structures
|
|
* will already be allocated with the previous max_apic_id, but
|
|
* at least we can prevent wasting more memory elsewhere.
|
|
*/
|
|
if (!x2apic_mode)
|
|
max_apic_id = min(max_apic_id, xAPIC_MAX_APIC_ID);
|
|
|
|
madt = pmap_mapbios(madt_physaddr, madt_length);
|
|
lapics = malloc(sizeof(*lapics) * (max_apic_id + 1), M_MADT,
|
|
M_WAITOK | M_ZERO);
|
|
madt_walk_table(madt_setup_cpus_handler, NULL);
|
|
|
|
lapic_init(madt->Address);
|
|
printf("ACPI APIC Table: <%.*s %.*s>\n",
|
|
(int)sizeof(madt->Header.OemId), madt->Header.OemId,
|
|
(int)sizeof(madt->Header.OemTableId), madt->Header.OemTableId);
|
|
|
|
/*
|
|
* We ignore 64-bit local APIC override entries. Should we
|
|
* perhaps emit a warning here if we find one?
|
|
*/
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Enumerate I/O APICs and setup interrupt sources.
|
|
*/
|
|
static int
|
|
madt_setup_io(void)
|
|
{
|
|
void *ioapic;
|
|
u_int pin;
|
|
int i;
|
|
|
|
KASSERT(lapics != NULL, ("local APICs not initialized"));
|
|
|
|
/* Try to initialize ACPI so that we can access the FADT. */
|
|
i = acpi_Startup();
|
|
if (ACPI_FAILURE(i)) {
|
|
printf("MADT: ACPI Startup failed with %s\n",
|
|
AcpiFormatException(i));
|
|
printf("Try disabling either ACPI or apic support.\n");
|
|
panic("Using MADT but ACPI doesn't work");
|
|
}
|
|
|
|
ioapics = malloc(sizeof(*ioapics) * (IOAPIC_MAX_ID + 1), M_MADT,
|
|
M_WAITOK | M_ZERO);
|
|
|
|
/* First, we run through adding I/O APIC's. */
|
|
madt_walk_table(madt_parse_apics, NULL);
|
|
|
|
/* Second, we run through the table tweaking interrupt sources. */
|
|
madt_walk_table(madt_parse_ints, NULL);
|
|
|
|
/*
|
|
* If there was not an explicit override entry for the SCI,
|
|
* force it to use level trigger and active-low polarity.
|
|
*/
|
|
if (!madt_found_sci_override) {
|
|
if (madt_find_interrupt(AcpiGbl_FADT.SciInterrupt, &ioapic,
|
|
&pin) != 0)
|
|
printf("MADT: Could not find APIC for SCI IRQ %u\n",
|
|
AcpiGbl_FADT.SciInterrupt);
|
|
else {
|
|
printf(
|
|
"MADT: Forcing active-low polarity and level trigger for SCI\n");
|
|
ioapic_set_polarity(ioapic, pin, INTR_POLARITY_LOW);
|
|
ioapic_set_triggermode(ioapic, pin, INTR_TRIGGER_LEVEL);
|
|
}
|
|
}
|
|
|
|
/* Third, we register all the I/O APIC's. */
|
|
for (i = 0; i <= IOAPIC_MAX_ID; i++)
|
|
if (ioapics[i].io_apic != NULL)
|
|
ioapic_register(ioapics[i].io_apic);
|
|
|
|
/* Finally, we throw the switch to enable the I/O APIC's. */
|
|
acpi_SetDefaultIntrModel(ACPI_INTR_APIC);
|
|
|
|
free(ioapics, M_MADT);
|
|
ioapics = NULL;
|
|
|
|
/* NB: this is the last use of the lapics array. */
|
|
free(lapics, M_MADT);
|
|
lapics = NULL;
|
|
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
madt_register(void *dummy __unused)
|
|
{
|
|
|
|
apic_register_enumerator(&madt_enumerator);
|
|
}
|
|
SYSINIT(madt_register, SI_SUB_TUNABLES - 1, SI_ORDER_FIRST, madt_register, NULL);
|
|
|
|
/*
|
|
* Call the handler routine for each entry in the MADT table.
|
|
*/
|
|
static void
|
|
madt_walk_table(acpi_subtable_handler *handler, void *arg)
|
|
{
|
|
|
|
acpi_walk_subtables(madt + 1, (char *)madt + madt->Header.Length,
|
|
handler, arg);
|
|
}
|
|
|
|
static void
|
|
madt_parse_cpu(unsigned int apic_id, unsigned int flags)
|
|
{
|
|
|
|
if (!(flags & ACPI_MADT_ENABLED) ||
|
|
#ifdef SMP
|
|
mp_ncpus == MAXCPU ||
|
|
#endif
|
|
apic_id > MAX_APIC_ID)
|
|
return;
|
|
|
|
#ifdef SMP
|
|
mp_ncpus++;
|
|
mp_maxid = mp_ncpus - 1;
|
|
#endif
|
|
max_apic_id = max(apic_id, max_apic_id);
|
|
}
|
|
|
|
static void
|
|
madt_add_cpu(u_int acpi_id, u_int apic_id, u_int flags)
|
|
{
|
|
struct lapic_info *la;
|
|
|
|
/*
|
|
* The MADT does not include a BSP flag, so we have to let the
|
|
* MP code figure out which CPU is the BSP on its own.
|
|
*/
|
|
if (bootverbose)
|
|
printf("MADT: Found CPU APIC ID %u ACPI ID %u: %s\n",
|
|
apic_id, acpi_id, flags & ACPI_MADT_ENABLED ?
|
|
"enabled" : "disabled");
|
|
if (!(flags & ACPI_MADT_ENABLED))
|
|
return;
|
|
if (apic_id > max_apic_id) {
|
|
printf("MADT: Ignoring local APIC ID %u (too high)\n",
|
|
apic_id);
|
|
return;
|
|
}
|
|
|
|
la = &lapics[apic_id];
|
|
KASSERT(la->la_enabled == 0, ("Duplicate local APIC ID %u", apic_id));
|
|
la->la_enabled = 1;
|
|
la->la_acpi_id = acpi_id;
|
|
lapic_create(apic_id, 0);
|
|
}
|
|
|
|
static void
|
|
madt_probe_cpus_handler(ACPI_SUBTABLE_HEADER *entry, void *arg)
|
|
{
|
|
ACPI_MADT_LOCAL_APIC *proc;
|
|
ACPI_MADT_LOCAL_X2APIC *x2apic;
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_LOCAL_APIC:
|
|
proc = (ACPI_MADT_LOCAL_APIC *)entry;
|
|
madt_parse_cpu(proc->Id, proc->LapicFlags);
|
|
break;
|
|
case ACPI_MADT_TYPE_LOCAL_X2APIC:
|
|
x2apic = (ACPI_MADT_LOCAL_X2APIC *)entry;
|
|
madt_parse_cpu(x2apic->LocalApicId, x2apic->LapicFlags);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void
|
|
madt_setup_cpus_handler(ACPI_SUBTABLE_HEADER *entry, void *arg)
|
|
{
|
|
ACPI_MADT_LOCAL_APIC *proc;
|
|
ACPI_MADT_LOCAL_X2APIC *x2apic;
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_LOCAL_APIC:
|
|
proc = (ACPI_MADT_LOCAL_APIC *)entry;
|
|
madt_add_cpu(proc->ProcessorId, proc->Id, proc->LapicFlags);
|
|
break;
|
|
case ACPI_MADT_TYPE_LOCAL_X2APIC:
|
|
x2apic = (ACPI_MADT_LOCAL_X2APIC *)entry;
|
|
madt_add_cpu(x2apic->Uid, x2apic->LocalApicId,
|
|
x2apic->LapicFlags);
|
|
break;
|
|
}
|
|
}
|
|
|
|
|
|
/*
|
|
* Add an I/O APIC from an entry in the table.
|
|
*/
|
|
static void
|
|
madt_parse_apics(ACPI_SUBTABLE_HEADER *entry, void *arg __unused)
|
|
{
|
|
ACPI_MADT_IO_APIC *apic;
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_IO_APIC:
|
|
apic = (ACPI_MADT_IO_APIC *)entry;
|
|
if (bootverbose)
|
|
printf(
|
|
"MADT: Found IO APIC ID %u, Interrupt %u at %p\n",
|
|
apic->Id, apic->GlobalIrqBase,
|
|
(void *)(uintptr_t)apic->Address);
|
|
if (apic->Id > IOAPIC_MAX_ID)
|
|
panic("%s: I/O APIC ID %u too high", __func__,
|
|
apic->Id);
|
|
if (ioapics[apic->Id].io_apic != NULL)
|
|
panic("%s: Double APIC ID %u", __func__, apic->Id);
|
|
ioapics[apic->Id].io_apic = ioapic_create(apic->Address,
|
|
apic->Id, apic->GlobalIrqBase);
|
|
ioapics[apic->Id].io_vector = apic->GlobalIrqBase;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Determine properties of an interrupt source. Note that for ACPI these
|
|
* functions are only used for ISA interrupts, so we assume ISA bus values
|
|
* (Active Hi, Edge Triggered) for conforming values except for the ACPI
|
|
* SCI for which we use Active Lo, Level Triggered.
|
|
*/
|
|
static enum intr_polarity
|
|
interrupt_polarity(UINT16 IntiFlags, UINT8 Source)
|
|
{
|
|
|
|
switch (IntiFlags & ACPI_MADT_POLARITY_MASK) {
|
|
default:
|
|
printf("WARNING: Bogus Interrupt Polarity. Assume CONFORMS\n");
|
|
/* FALLTHROUGH*/
|
|
case ACPI_MADT_POLARITY_CONFORMS:
|
|
if (Source == AcpiGbl_FADT.SciInterrupt)
|
|
return (INTR_POLARITY_LOW);
|
|
else
|
|
return (INTR_POLARITY_HIGH);
|
|
case ACPI_MADT_POLARITY_ACTIVE_HIGH:
|
|
return (INTR_POLARITY_HIGH);
|
|
case ACPI_MADT_POLARITY_ACTIVE_LOW:
|
|
return (INTR_POLARITY_LOW);
|
|
}
|
|
}
|
|
|
|
static enum intr_trigger
|
|
interrupt_trigger(UINT16 IntiFlags, UINT8 Source)
|
|
{
|
|
|
|
switch (IntiFlags & ACPI_MADT_TRIGGER_MASK) {
|
|
default:
|
|
printf("WARNING: Bogus Interrupt Trigger Mode. Assume CONFORMS.\n");
|
|
/*FALLTHROUGH*/
|
|
case ACPI_MADT_TRIGGER_CONFORMS:
|
|
if (Source == AcpiGbl_FADT.SciInterrupt)
|
|
return (INTR_TRIGGER_LEVEL);
|
|
else
|
|
return (INTR_TRIGGER_EDGE);
|
|
case ACPI_MADT_TRIGGER_EDGE:
|
|
return (INTR_TRIGGER_EDGE);
|
|
case ACPI_MADT_TRIGGER_LEVEL:
|
|
return (INTR_TRIGGER_LEVEL);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Find the local APIC ID associated with a given ACPI Processor ID.
|
|
*/
|
|
static int
|
|
madt_find_cpu(u_int acpi_id, u_int *apic_id)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i <= max_apic_id; i++) {
|
|
if (!lapics[i].la_enabled)
|
|
continue;
|
|
if (lapics[i].la_acpi_id != acpi_id)
|
|
continue;
|
|
*apic_id = i;
|
|
return (0);
|
|
}
|
|
return (ENOENT);
|
|
}
|
|
|
|
/*
|
|
* Find the IO APIC and pin on that APIC associated with a given global
|
|
* interrupt.
|
|
*/
|
|
static int
|
|
madt_find_interrupt(int intr, void **apic, u_int *pin)
|
|
{
|
|
int i, best;
|
|
|
|
best = -1;
|
|
for (i = 0; i <= IOAPIC_MAX_ID; i++) {
|
|
if (ioapics[i].io_apic == NULL ||
|
|
ioapics[i].io_vector > intr)
|
|
continue;
|
|
if (best == -1 ||
|
|
ioapics[best].io_vector < ioapics[i].io_vector)
|
|
best = i;
|
|
}
|
|
if (best == -1)
|
|
return (ENOENT);
|
|
*apic = ioapics[best].io_apic;
|
|
*pin = intr - ioapics[best].io_vector;
|
|
if (*pin > 32)
|
|
printf("WARNING: Found intpin of %u for vector %d\n", *pin,
|
|
intr);
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
madt_parse_interrupt_values(void *entry,
|
|
enum intr_trigger *trig, enum intr_polarity *pol)
|
|
{
|
|
ACPI_MADT_INTERRUPT_OVERRIDE *intr;
|
|
char buf[64];
|
|
|
|
intr = entry;
|
|
|
|
if (bootverbose)
|
|
printf("MADT: Interrupt override: source %u, irq %u\n",
|
|
intr->SourceIrq, intr->GlobalIrq);
|
|
KASSERT(intr->Bus == 0, ("bus for interrupt overrides must be zero"));
|
|
|
|
/*
|
|
* Lookup the appropriate trigger and polarity modes for this
|
|
* entry.
|
|
*/
|
|
*trig = interrupt_trigger(intr->IntiFlags, intr->SourceIrq);
|
|
*pol = interrupt_polarity(intr->IntiFlags, intr->SourceIrq);
|
|
|
|
/*
|
|
* If the SCI is identity mapped but has edge trigger and
|
|
* active-hi polarity or the force_sci_lo tunable is set,
|
|
* force it to use level/lo.
|
|
*/
|
|
if (intr->SourceIrq == AcpiGbl_FADT.SciInterrupt) {
|
|
madt_found_sci_override = 1;
|
|
if (getenv_string("hw.acpi.sci.trigger", buf, sizeof(buf))) {
|
|
if (tolower(buf[0]) == 'e')
|
|
*trig = INTR_TRIGGER_EDGE;
|
|
else if (tolower(buf[0]) == 'l')
|
|
*trig = INTR_TRIGGER_LEVEL;
|
|
else
|
|
panic(
|
|
"Invalid trigger %s: must be 'edge' or 'level'",
|
|
buf);
|
|
printf("MADT: Forcing SCI to %s trigger\n",
|
|
*trig == INTR_TRIGGER_EDGE ? "edge" : "level");
|
|
}
|
|
if (getenv_string("hw.acpi.sci.polarity", buf, sizeof(buf))) {
|
|
if (tolower(buf[0]) == 'h')
|
|
*pol = INTR_POLARITY_HIGH;
|
|
else if (tolower(buf[0]) == 'l')
|
|
*pol = INTR_POLARITY_LOW;
|
|
else
|
|
panic(
|
|
"Invalid polarity %s: must be 'high' or 'low'",
|
|
buf);
|
|
printf("MADT: Forcing SCI to active %s polarity\n",
|
|
*pol == INTR_POLARITY_HIGH ? "high" : "low");
|
|
}
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Parse an interrupt source override for an ISA interrupt.
|
|
*/
|
|
static void
|
|
madt_parse_interrupt_override(ACPI_MADT_INTERRUPT_OVERRIDE *intr)
|
|
{
|
|
void *new_ioapic, *old_ioapic;
|
|
u_int new_pin, old_pin;
|
|
enum intr_trigger trig;
|
|
enum intr_polarity pol;
|
|
|
|
if (acpi_quirks & ACPI_Q_MADT_IRQ0 && intr->SourceIrq == 0 &&
|
|
intr->GlobalIrq == 2) {
|
|
if (bootverbose)
|
|
printf("MADT: Skipping timer override\n");
|
|
return;
|
|
}
|
|
|
|
if (madt_find_interrupt(intr->GlobalIrq, &new_ioapic, &new_pin) != 0) {
|
|
printf("MADT: Could not find APIC for vector %u (IRQ %u)\n",
|
|
intr->GlobalIrq, intr->SourceIrq);
|
|
return;
|
|
}
|
|
|
|
madt_parse_interrupt_values(intr, &trig, &pol);
|
|
|
|
/* Remap the IRQ if it is mapped to a different interrupt vector. */
|
|
if (intr->SourceIrq != intr->GlobalIrq) {
|
|
/*
|
|
* If the SCI is remapped to a non-ISA global interrupt,
|
|
* then override the vector we use to setup and allocate
|
|
* the interrupt.
|
|
*/
|
|
if (intr->GlobalIrq > 15 &&
|
|
intr->SourceIrq == AcpiGbl_FADT.SciInterrupt)
|
|
acpi_OverrideInterruptLevel(intr->GlobalIrq);
|
|
else
|
|
ioapic_remap_vector(new_ioapic, new_pin,
|
|
intr->SourceIrq);
|
|
if (madt_find_interrupt(intr->SourceIrq, &old_ioapic,
|
|
&old_pin) != 0)
|
|
printf("MADT: Could not find APIC for source IRQ %u\n",
|
|
intr->SourceIrq);
|
|
else if (ioapic_get_vector(old_ioapic, old_pin) ==
|
|
intr->SourceIrq)
|
|
ioapic_disable_pin(old_ioapic, old_pin);
|
|
}
|
|
|
|
/* Program the polarity and trigger mode. */
|
|
ioapic_set_triggermode(new_ioapic, new_pin, trig);
|
|
ioapic_set_polarity(new_ioapic, new_pin, pol);
|
|
}
|
|
|
|
/*
|
|
* Parse an entry for an NMI routed to an IO APIC.
|
|
*/
|
|
static void
|
|
madt_parse_nmi(ACPI_MADT_NMI_SOURCE *nmi)
|
|
{
|
|
void *ioapic;
|
|
u_int pin;
|
|
|
|
if (madt_find_interrupt(nmi->GlobalIrq, &ioapic, &pin) != 0) {
|
|
printf("MADT: Could not find APIC for vector %u\n",
|
|
nmi->GlobalIrq);
|
|
return;
|
|
}
|
|
|
|
ioapic_set_nmi(ioapic, pin);
|
|
if (!(nmi->IntiFlags & ACPI_MADT_TRIGGER_CONFORMS))
|
|
ioapic_set_triggermode(ioapic, pin,
|
|
interrupt_trigger(nmi->IntiFlags, 0));
|
|
if (!(nmi->IntiFlags & ACPI_MADT_POLARITY_CONFORMS))
|
|
ioapic_set_polarity(ioapic, pin,
|
|
interrupt_polarity(nmi->IntiFlags, 0));
|
|
}
|
|
|
|
/*
|
|
* Parse an entry for an NMI routed to a local APIC LVT pin.
|
|
*/
|
|
static void
|
|
madt_handle_local_nmi(u_int acpi_id, UINT8 Lint, UINT16 IntiFlags)
|
|
{
|
|
u_int apic_id, pin;
|
|
|
|
if (acpi_id == 0xffffffff)
|
|
apic_id = APIC_ID_ALL;
|
|
else if (madt_find_cpu(acpi_id, &apic_id) != 0) {
|
|
if (bootverbose)
|
|
printf("MADT: Ignoring local NMI routed to "
|
|
"ACPI CPU %u\n", acpi_id);
|
|
return;
|
|
}
|
|
if (Lint == 0)
|
|
pin = APIC_LVT_LINT0;
|
|
else
|
|
pin = APIC_LVT_LINT1;
|
|
lapic_set_lvt_mode(apic_id, pin, APIC_LVT_DM_NMI);
|
|
if (!(IntiFlags & ACPI_MADT_TRIGGER_CONFORMS))
|
|
lapic_set_lvt_triggermode(apic_id, pin,
|
|
interrupt_trigger(IntiFlags, 0));
|
|
if (!(IntiFlags & ACPI_MADT_POLARITY_CONFORMS))
|
|
lapic_set_lvt_polarity(apic_id, pin,
|
|
interrupt_polarity(IntiFlags, 0));
|
|
}
|
|
|
|
static void
|
|
madt_parse_local_nmi(ACPI_MADT_LOCAL_APIC_NMI *nmi)
|
|
{
|
|
|
|
madt_handle_local_nmi(nmi->ProcessorId == 0xff ? 0xffffffff :
|
|
nmi->ProcessorId, nmi->Lint, nmi->IntiFlags);
|
|
}
|
|
|
|
static void
|
|
madt_parse_local_x2apic_nmi(ACPI_MADT_LOCAL_X2APIC_NMI *nmi)
|
|
{
|
|
|
|
madt_handle_local_nmi(nmi->Uid, nmi->Lint, nmi->IntiFlags);
|
|
}
|
|
|
|
/*
|
|
* Parse interrupt entries.
|
|
*/
|
|
static void
|
|
madt_parse_ints(ACPI_SUBTABLE_HEADER *entry, void *arg __unused)
|
|
{
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_INTERRUPT_OVERRIDE:
|
|
madt_parse_interrupt_override(
|
|
(ACPI_MADT_INTERRUPT_OVERRIDE *)entry);
|
|
break;
|
|
case ACPI_MADT_TYPE_NMI_SOURCE:
|
|
madt_parse_nmi((ACPI_MADT_NMI_SOURCE *)entry);
|
|
break;
|
|
case ACPI_MADT_TYPE_LOCAL_APIC_NMI:
|
|
madt_parse_local_nmi((ACPI_MADT_LOCAL_APIC_NMI *)entry);
|
|
break;
|
|
case ACPI_MADT_TYPE_LOCAL_X2APIC_NMI:
|
|
madt_parse_local_x2apic_nmi(
|
|
(ACPI_MADT_LOCAL_X2APIC_NMI *)entry);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Setup per-CPU ACPI IDs.
|
|
*/
|
|
static void
|
|
madt_set_ids(void *dummy)
|
|
{
|
|
struct lapic_info *la;
|
|
struct pcpu *pc;
|
|
u_int i;
|
|
|
|
if (madt == NULL)
|
|
return;
|
|
|
|
KASSERT(lapics != NULL, ("local APICs not initialized"));
|
|
|
|
CPU_FOREACH(i) {
|
|
pc = pcpu_find(i);
|
|
KASSERT(pc != NULL, ("no pcpu data for CPU %u", i));
|
|
la = &lapics[pc->pc_apic_id];
|
|
if (!la->la_enabled)
|
|
panic("APIC: CPU with APIC ID %u is not enabled",
|
|
pc->pc_apic_id);
|
|
pc->pc_acpi_id = la->la_acpi_id;
|
|
if (bootverbose)
|
|
printf("APIC: CPU %u has ACPI ID %u\n", i,
|
|
la->la_acpi_id);
|
|
}
|
|
}
|
|
SYSINIT(madt_set_ids, SI_SUB_CPU, SI_ORDER_MIDDLE, madt_set_ids, NULL);
|