ian 832ee5dfbd MFC r274538, r274545, r274596, r274602, r274603, r274604, r274605, r274839:
When doing busdma sync ops for BUSDMA_COHERENT memory, there is no need
  for cache maintenance operations, but ensure that all prior writes have
  reached memory when doing a PREWRITE sync.

  Do not do a cache invalidate on a PREREAD sync that is also a PREWRITE sync.

  Do the cache invalidate sequence from the outermost to innermost, required
  for correct operation.

  Correct the sequence of busdma sync ops involved with PRE/POSTREAD syncs.

  When doing a PREREAD sync of an mbuf-type dma buffer, do a writeback of
  the first cacheline if the buffer start address is not on a cacheline
  boundary.
2014-12-27 01:28:52 +00:00
..
2014-11-08 03:42:19 +00:00
2014-09-03 20:07:26 +00:00
2014-10-26 16:02:35 +00:00
2014-12-14 18:23:30 +00:00
2014-10-26 01:30:46 +00:00
2014-10-26 01:30:46 +00:00
2014-12-14 16:28:53 +00:00
2014-10-25 20:34:10 +00:00
2014-12-14 16:28:53 +00:00