e6c59cd5c0
This update brings few features:
o Support for the setmaster/dropmaster ioctls. For instance, they
are used to run multiple X servers simultaneously.
o Support for minor devices. The only user-visible change is a new
entry in /dev/dri but it is useless at the moment. This is a
first step to support render nodes [1].
The main benefit is to greatly reduce the diff with Linux (at the
expense of an unreadable commit diff). Hopefully, next upgrades will be
easier.
No updates were made to the drivers, beside adapting them to API
changes.
[1] https://en.wikipedia.org/wiki/Direct_Rendering_Manager#Render_nodes
Tested by: Many people
MFC after: 1 month
Relnotes: yes
258 lines
7.0 KiB
C
258 lines
7.0 KiB
C
/*
|
|
* Copyright 2009 Jerome Glisse.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Jerome Glisse
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <dev/drm2/drmP.h>
|
|
#include <dev/drm2/radeon/radeon_drm.h>
|
|
#include "radeon_reg.h"
|
|
#include "radeon.h"
|
|
|
|
#define RADEON_BENCHMARK_COPY_BLIT 1
|
|
#define RADEON_BENCHMARK_COPY_DMA 0
|
|
|
|
#define RADEON_BENCHMARK_ITERATIONS 1024
|
|
#define RADEON_BENCHMARK_COMMON_MODES_N 17
|
|
|
|
static int radeon_benchmark_do_move(struct radeon_device *rdev, unsigned size,
|
|
uint64_t saddr, uint64_t daddr,
|
|
int flag, int n)
|
|
{
|
|
unsigned long start_jiffies;
|
|
unsigned long end_jiffies;
|
|
struct radeon_fence *fence = NULL;
|
|
int i, r;
|
|
|
|
start_jiffies = jiffies;
|
|
for (i = 0; i < n; i++) {
|
|
switch (flag) {
|
|
case RADEON_BENCHMARK_COPY_DMA:
|
|
r = radeon_copy_dma(rdev, saddr, daddr,
|
|
size / RADEON_GPU_PAGE_SIZE,
|
|
&fence);
|
|
break;
|
|
case RADEON_BENCHMARK_COPY_BLIT:
|
|
r = radeon_copy_blit(rdev, saddr, daddr,
|
|
size / RADEON_GPU_PAGE_SIZE,
|
|
&fence);
|
|
break;
|
|
default:
|
|
DRM_ERROR("Unknown copy method\n");
|
|
r = -EINVAL;
|
|
}
|
|
if (r)
|
|
goto exit_do_move;
|
|
r = radeon_fence_wait(fence, false);
|
|
if (r)
|
|
goto exit_do_move;
|
|
radeon_fence_unref(&fence);
|
|
}
|
|
end_jiffies = jiffies;
|
|
r = jiffies_to_msecs(end_jiffies - start_jiffies);
|
|
|
|
exit_do_move:
|
|
if (fence)
|
|
radeon_fence_unref(&fence);
|
|
return r;
|
|
}
|
|
|
|
|
|
static void radeon_benchmark_log_results(int n, unsigned size,
|
|
unsigned int time,
|
|
unsigned sdomain, unsigned ddomain,
|
|
char *kind)
|
|
{
|
|
unsigned int throughput = (n * (size >> 10)) / time;
|
|
DRM_INFO("radeon: %s %u bo moves of %u kB from"
|
|
" %d to %d in %u ms, throughput: %u Mb/s or %u MB/s\n",
|
|
kind, n, size >> 10, sdomain, ddomain, time,
|
|
throughput * 8, throughput);
|
|
}
|
|
|
|
static void radeon_benchmark_move(struct radeon_device *rdev, unsigned size,
|
|
unsigned sdomain, unsigned ddomain)
|
|
{
|
|
struct radeon_bo *dobj = NULL;
|
|
struct radeon_bo *sobj = NULL;
|
|
uint64_t saddr, daddr;
|
|
int r, n;
|
|
int time;
|
|
|
|
n = RADEON_BENCHMARK_ITERATIONS;
|
|
r = radeon_bo_create(rdev, size, PAGE_SIZE, true, sdomain, NULL, &sobj);
|
|
if (r) {
|
|
goto out_cleanup;
|
|
}
|
|
r = radeon_bo_reserve(sobj, false);
|
|
if (unlikely(r != 0))
|
|
goto out_cleanup;
|
|
r = radeon_bo_pin(sobj, sdomain, &saddr);
|
|
radeon_bo_unreserve(sobj);
|
|
if (r) {
|
|
goto out_cleanup;
|
|
}
|
|
r = radeon_bo_create(rdev, size, PAGE_SIZE, true, ddomain, NULL, &dobj);
|
|
if (r) {
|
|
goto out_cleanup;
|
|
}
|
|
r = radeon_bo_reserve(dobj, false);
|
|
if (unlikely(r != 0))
|
|
goto out_cleanup;
|
|
r = radeon_bo_pin(dobj, ddomain, &daddr);
|
|
radeon_bo_unreserve(dobj);
|
|
if (r) {
|
|
goto out_cleanup;
|
|
}
|
|
|
|
/* r100 doesn't have dma engine so skip the test */
|
|
/* also, VRAM-to-VRAM test doesn't make much sense for DMA */
|
|
/* skip it as well if domains are the same */
|
|
if ((rdev->asic->copy.dma) && (sdomain != ddomain)) {
|
|
time = radeon_benchmark_do_move(rdev, size, saddr, daddr,
|
|
RADEON_BENCHMARK_COPY_DMA, n);
|
|
if (time < 0)
|
|
goto out_cleanup;
|
|
if (time > 0)
|
|
radeon_benchmark_log_results(n, size, time,
|
|
sdomain, ddomain, "dma");
|
|
}
|
|
|
|
if (rdev->asic->copy.blit) {
|
|
time = radeon_benchmark_do_move(rdev, size, saddr, daddr,
|
|
RADEON_BENCHMARK_COPY_BLIT, n);
|
|
if (time < 0)
|
|
goto out_cleanup;
|
|
if (time > 0)
|
|
radeon_benchmark_log_results(n, size, time,
|
|
sdomain, ddomain, "blit");
|
|
}
|
|
|
|
out_cleanup:
|
|
if (sobj) {
|
|
r = radeon_bo_reserve(sobj, false);
|
|
if (likely(r == 0)) {
|
|
radeon_bo_unpin(sobj);
|
|
radeon_bo_unreserve(sobj);
|
|
}
|
|
radeon_bo_unref(&sobj);
|
|
}
|
|
if (dobj) {
|
|
r = radeon_bo_reserve(dobj, false);
|
|
if (likely(r == 0)) {
|
|
radeon_bo_unpin(dobj);
|
|
radeon_bo_unreserve(dobj);
|
|
}
|
|
radeon_bo_unref(&dobj);
|
|
}
|
|
|
|
if (r) {
|
|
DRM_ERROR("Error while benchmarking BO move.\n");
|
|
}
|
|
}
|
|
|
|
void radeon_benchmark(struct radeon_device *rdev, int test_number)
|
|
{
|
|
int i;
|
|
int common_modes[RADEON_BENCHMARK_COMMON_MODES_N] = {
|
|
640 * 480 * 4,
|
|
720 * 480 * 4,
|
|
800 * 600 * 4,
|
|
848 * 480 * 4,
|
|
1024 * 768 * 4,
|
|
1152 * 768 * 4,
|
|
1280 * 720 * 4,
|
|
1280 * 800 * 4,
|
|
1280 * 854 * 4,
|
|
1280 * 960 * 4,
|
|
1280 * 1024 * 4,
|
|
1440 * 900 * 4,
|
|
1400 * 1050 * 4,
|
|
1680 * 1050 * 4,
|
|
1600 * 1200 * 4,
|
|
1920 * 1080 * 4,
|
|
1920 * 1200 * 4
|
|
};
|
|
|
|
switch (test_number) {
|
|
case 1:
|
|
/* simple test, VRAM to GTT and GTT to VRAM */
|
|
radeon_benchmark_move(rdev, 1024*1024, RADEON_GEM_DOMAIN_GTT,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
radeon_benchmark_move(rdev, 1024*1024, RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_GTT);
|
|
break;
|
|
case 2:
|
|
/* simple test, VRAM to VRAM */
|
|
radeon_benchmark_move(rdev, 1024*1024, RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
break;
|
|
case 3:
|
|
/* GTT to VRAM, buffer size sweep, powers of 2 */
|
|
for (i = 1; i <= 16384; i <<= 1)
|
|
radeon_benchmark_move(rdev, i * RADEON_GPU_PAGE_SIZE,
|
|
RADEON_GEM_DOMAIN_GTT,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
break;
|
|
case 4:
|
|
/* VRAM to GTT, buffer size sweep, powers of 2 */
|
|
for (i = 1; i <= 16384; i <<= 1)
|
|
radeon_benchmark_move(rdev, i * RADEON_GPU_PAGE_SIZE,
|
|
RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_GTT);
|
|
break;
|
|
case 5:
|
|
/* VRAM to VRAM, buffer size sweep, powers of 2 */
|
|
for (i = 1; i <= 16384; i <<= 1)
|
|
radeon_benchmark_move(rdev, i * RADEON_GPU_PAGE_SIZE,
|
|
RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
break;
|
|
case 6:
|
|
/* GTT to VRAM, buffer size sweep, common modes */
|
|
for (i = 0; i < RADEON_BENCHMARK_COMMON_MODES_N; i++)
|
|
radeon_benchmark_move(rdev, common_modes[i],
|
|
RADEON_GEM_DOMAIN_GTT,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
break;
|
|
case 7:
|
|
/* VRAM to GTT, buffer size sweep, common modes */
|
|
for (i = 0; i < RADEON_BENCHMARK_COMMON_MODES_N; i++)
|
|
radeon_benchmark_move(rdev, common_modes[i],
|
|
RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_GTT);
|
|
break;
|
|
case 8:
|
|
/* VRAM to VRAM, buffer size sweep, common modes */
|
|
for (i = 0; i < RADEON_BENCHMARK_COMMON_MODES_N; i++)
|
|
radeon_benchmark_move(rdev, common_modes[i],
|
|
RADEON_GEM_DOMAIN_VRAM,
|
|
RADEON_GEM_DOMAIN_VRAM);
|
|
break;
|
|
|
|
default:
|
|
DRM_ERROR("Unknown benchmark\n");
|
|
}
|
|
}
|