7609433eb6
- This version has support for the new Intel Avoton systems, including 2.5Gb support, further it now has IPv6/TSO6 support as well. Shared code has been updated where necessary as well. Thanks to my new assistant Eric Joyner for doing the transmit path changes to bring in the IPv6/TSO6 support. Thanks to Gleb for catching the one bug and change needed in NETMAP. Approved by: re
97 lines
4.0 KiB
C
97 lines
4.0 KiB
C
/******************************************************************************
|
|
|
|
Copyright (c) 2001-2013, Intel Corporation
|
|
All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
contributors may be used to endorse or promote products derived from
|
|
this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
******************************************************************************/
|
|
/*$FreeBSD$*/
|
|
|
|
#ifndef _E1000_I210_H_
|
|
#define _E1000_I210_H_
|
|
|
|
bool e1000_get_flash_presence_i210(struct e1000_hw *hw);
|
|
s32 e1000_update_flash_i210(struct e1000_hw *hw);
|
|
s32 e1000_update_nvm_checksum_i210(struct e1000_hw *hw);
|
|
s32 e1000_validate_nvm_checksum_i210(struct e1000_hw *hw);
|
|
s32 e1000_write_nvm_srwr_i210(struct e1000_hw *hw, u16 offset,
|
|
u16 words, u16 *data);
|
|
s32 e1000_read_nvm_srrd_i210(struct e1000_hw *hw, u16 offset,
|
|
u16 words, u16 *data);
|
|
s32 e1000_acquire_swfw_sync_i210(struct e1000_hw *hw, u16 mask);
|
|
void e1000_release_swfw_sync_i210(struct e1000_hw *hw, u16 mask);
|
|
s32 e1000_read_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr,
|
|
u16 *data);
|
|
s32 e1000_write_xmdio_reg(struct e1000_hw *hw, u16 addr, u8 dev_addr,
|
|
u16 data);
|
|
|
|
#define E1000_STM_OPCODE 0xDB00
|
|
#define E1000_EEPROM_FLASH_SIZE_WORD 0x11
|
|
|
|
#define INVM_DWORD_TO_RECORD_TYPE(invm_dword) \
|
|
(u8)((invm_dword) & 0x7)
|
|
#define INVM_DWORD_TO_WORD_ADDRESS(invm_dword) \
|
|
(u8)(((invm_dword) & 0x0000FE00) >> 9)
|
|
#define INVM_DWORD_TO_WORD_DATA(invm_dword) \
|
|
(u16)(((invm_dword) & 0xFFFF0000) >> 16)
|
|
|
|
enum E1000_INVM_STRUCTURE_TYPE {
|
|
E1000_INVM_UNINITIALIZED_STRUCTURE = 0x00,
|
|
E1000_INVM_WORD_AUTOLOAD_STRUCTURE = 0x01,
|
|
E1000_INVM_CSR_AUTOLOAD_STRUCTURE = 0x02,
|
|
E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE = 0x03,
|
|
E1000_INVM_RSA_KEY_SHA256_STRUCTURE = 0x04,
|
|
E1000_INVM_INVALIDATED_STRUCTURE = 0x0F,
|
|
};
|
|
|
|
#define E1000_INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS 8
|
|
#define E1000_INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS 1
|
|
#define E1000_INVM_ULT_BYTES_SIZE 8
|
|
#define E1000_INVM_RECORD_SIZE_IN_BYTES 4
|
|
#define E1000_INVM_VER_FIELD_ONE 0x1FF8
|
|
#define E1000_INVM_VER_FIELD_TWO 0x7FE000
|
|
#define E1000_INVM_IMGTYPE_FIELD 0x1F800000
|
|
|
|
#define E1000_INVM_MAJOR_MASK 0x3F0
|
|
#define E1000_INVM_MINOR_MASK 0xF
|
|
#define E1000_INVM_MAJOR_SHIFT 4
|
|
|
|
#define ID_LED_DEFAULT_I210 ((ID_LED_OFF1_ON2 << 8) | \
|
|
(ID_LED_DEF1_DEF2 << 4) | \
|
|
(ID_LED_OFF1_OFF2))
|
|
#define ID_LED_DEFAULT_I210_SERDES ((ID_LED_DEF1_DEF2 << 8) | \
|
|
(ID_LED_DEF1_DEF2 << 4) | \
|
|
(ID_LED_OFF1_ON2))
|
|
|
|
/* NVM offset defaults for I211 devices */
|
|
#define NVM_INIT_CTRL_2_DEFAULT_I211 0X7243
|
|
#define NVM_INIT_CTRL_4_DEFAULT_I211 0x00C1
|
|
#define NVM_LED_1_CFG_DEFAULT_I211 0x0184
|
|
#define NVM_LED_0_2_CFG_DEFAULT_I211 0x200C
|
|
#endif
|