8e5d93dbb4
the NIC drivers as well as the PHY drivers to take advantage of the
mii_attach() introduced in r213878 to get rid of certain hacks. For
the most part these were:
- Artificially limiting miibus_{read,write}reg methods to certain PHY
addresses; we now let mii_attach() only probe the PHY at the desired
address(es) instead.
- PHY drivers setting MIIF_* flags based on the NIC driver they hang
off from, partly even based on grabbing and using the softc of the
parent; we now pass these flags down from the NIC to the PHY drivers
via mii_attach(). This got us rid of all such hacks except those of
brgphy() in combination with bce(4) and bge(4), which is way beyond
what can be expressed with simple flags.
While at it, I took the opportunity to change the NIC drivers to pass
up the error returned by mii_attach() (previously by mii_phy_probe())
and unify the error message used in this case where and as appropriate
as mii_attach() actually can fail for a number of reasons, not just
because of no PHY(s) being present at the expected address(es).
Reviewed by: jhb, yongari
394 lines
9.2 KiB
C
394 lines
9.2 KiB
C
/*-
|
|
* Copyright (c) 2008, Pyun YongHyeon <yongari@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice unmodified, this list of conditions, and the following
|
|
* disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
/*
|
|
* Driver for the Attansic/Atheros F1 10/100/1000 PHY.
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/socket.h>
|
|
#include <sys/bus.h>
|
|
|
|
#include <net/if.h>
|
|
#include <net/if_media.h>
|
|
|
|
#include <dev/mii/mii.h>
|
|
#include <dev/mii/miivar.h>
|
|
#include "miidevs.h"
|
|
|
|
#include <dev/mii/atphyreg.h>
|
|
|
|
#include "miibus_if.h"
|
|
|
|
static int atphy_probe(device_t);
|
|
static int atphy_attach(device_t);
|
|
|
|
struct atphy_softc {
|
|
struct mii_softc mii_sc;
|
|
int mii_oui;
|
|
int mii_model;
|
|
int mii_rev;
|
|
};
|
|
|
|
static device_method_t atphy_methods[] = {
|
|
/* Device interface. */
|
|
DEVMETHOD(device_probe, atphy_probe),
|
|
DEVMETHOD(device_attach, atphy_attach),
|
|
DEVMETHOD(device_detach, mii_phy_detach),
|
|
DEVMETHOD(device_shutdown, bus_generic_shutdown),
|
|
{ NULL, NULL }
|
|
};
|
|
|
|
static devclass_t atphy_devclass;
|
|
static driver_t atphy_driver = {
|
|
"atphy",
|
|
atphy_methods,
|
|
sizeof(struct atphy_softc)
|
|
};
|
|
|
|
DRIVER_MODULE(atphy, miibus, atphy_driver, atphy_devclass, 0, 0);
|
|
|
|
static int atphy_service(struct mii_softc *, struct mii_data *, int);
|
|
static void atphy_status(struct mii_softc *);
|
|
static void atphy_reset(struct mii_softc *);
|
|
static uint16_t atphy_anar(struct ifmedia_entry *);
|
|
static int atphy_auto(struct mii_softc *);
|
|
|
|
static const struct mii_phydesc atphys[] = {
|
|
MII_PHY_DESC(ATHEROS, F1),
|
|
MII_PHY_DESC(ATHEROS, F1_7),
|
|
MII_PHY_DESC(ATHEROS, F2),
|
|
MII_PHY_END
|
|
};
|
|
|
|
static int
|
|
atphy_probe(device_t dev)
|
|
{
|
|
|
|
return (mii_phy_dev_probe(dev, atphys, BUS_PROBE_DEFAULT));
|
|
}
|
|
|
|
static int
|
|
atphy_attach(device_t dev)
|
|
{
|
|
struct atphy_softc *asc;
|
|
struct mii_softc *sc;
|
|
struct mii_attach_args *ma;
|
|
struct mii_data *mii;
|
|
|
|
asc = device_get_softc(dev);
|
|
sc = &asc->mii_sc;
|
|
ma = device_get_ivars(dev);
|
|
sc->mii_dev = device_get_parent(dev);
|
|
mii = ma->mii_data;
|
|
LIST_INSERT_HEAD(&mii->mii_phys, sc, mii_list);
|
|
|
|
sc->mii_flags = miibus_get_flags(dev);
|
|
sc->mii_inst = mii->mii_instance++;
|
|
sc->mii_phy = ma->mii_phyno;
|
|
sc->mii_service = atphy_service;
|
|
sc->mii_pdata = mii;
|
|
|
|
asc->mii_oui = MII_OUI(ma->mii_id1, ma->mii_id2);
|
|
asc->mii_model = MII_MODEL(ma->mii_id2);
|
|
asc->mii_rev = MII_REV(ma->mii_id2);
|
|
if (bootverbose)
|
|
device_printf(dev, "OUI 0x%06x, model 0x%04x, rev. %d\n",
|
|
asc->mii_oui, asc->mii_model, asc->mii_rev);
|
|
|
|
atphy_reset(sc);
|
|
|
|
sc->mii_capabilities = PHY_READ(sc, MII_BMSR) & ma->mii_capmask;
|
|
if (sc->mii_capabilities & BMSR_EXTSTAT)
|
|
sc->mii_extcapabilities = PHY_READ(sc, MII_EXTSR);
|
|
device_printf(dev, " ");
|
|
mii_phy_add_media(sc);
|
|
printf("\n");
|
|
|
|
MIIBUS_MEDIAINIT(sc->mii_dev);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
atphy_service(struct mii_softc *sc, struct mii_data *mii, int cmd)
|
|
{
|
|
struct ifmedia_entry *ife = mii->mii_media.ifm_cur;
|
|
uint16_t anar, bmcr, bmsr;
|
|
|
|
switch (cmd) {
|
|
case MII_POLLSTAT:
|
|
break;
|
|
|
|
case MII_MEDIACHG:
|
|
/*
|
|
* If the interface is not up, don't do anything.
|
|
*/
|
|
if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
|
|
break;
|
|
|
|
if (IFM_SUBTYPE(ife->ifm_media) == IFM_AUTO ||
|
|
IFM_SUBTYPE(ife->ifm_media) == IFM_1000_T) {
|
|
atphy_auto(sc);
|
|
break;
|
|
}
|
|
|
|
bmcr = 0;
|
|
switch (IFM_SUBTYPE(ife->ifm_media)) {
|
|
case IFM_100_TX:
|
|
bmcr = BMCR_S100;
|
|
break;
|
|
case IFM_10_T:
|
|
bmcr = BMCR_S10;
|
|
break;
|
|
case IFM_NONE:
|
|
bmcr = PHY_READ(sc, MII_BMCR);
|
|
/*
|
|
* XXX
|
|
* Due to an unknown reason powering down PHY resulted
|
|
* in unexpected results such as inaccessbility of
|
|
* hardware of freshly rebooted system. Disable
|
|
* powering down PHY until I got more information for
|
|
* Attansic/Atheros PHY hardwares.
|
|
*/
|
|
PHY_WRITE(sc, MII_BMCR, bmcr | BMCR_ISO);
|
|
goto done;
|
|
default:
|
|
return (EINVAL);
|
|
}
|
|
|
|
anar = atphy_anar(ife);
|
|
if (((ife->ifm_media & IFM_GMASK) & IFM_FDX) != 0) {
|
|
bmcr |= BMCR_FDX;
|
|
/* Enable pause. */
|
|
anar |= (3 << 10);
|
|
}
|
|
|
|
if ((sc->mii_extcapabilities & (EXTSR_1000TFDX |
|
|
EXTSR_1000THDX)) != 0)
|
|
PHY_WRITE(sc, MII_100T2CR, 0);
|
|
PHY_WRITE(sc, MII_ANAR, anar | ANAR_CSMA);
|
|
|
|
/*
|
|
* Reset the PHY so all changes take effect.
|
|
*/
|
|
PHY_WRITE(sc, MII_BMCR, bmcr | BMCR_RESET | BMCR_AUTOEN |
|
|
BMCR_STARTNEG);
|
|
done:
|
|
break;
|
|
|
|
case MII_TICK:
|
|
/*
|
|
* Is the interface even up?
|
|
*/
|
|
if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
|
|
return (0);
|
|
|
|
/*
|
|
* Only used for autonegotiation.
|
|
*/
|
|
if (IFM_SUBTYPE(ife->ifm_media) != IFM_AUTO) {
|
|
sc->mii_ticks = 0;
|
|
break;
|
|
}
|
|
|
|
/*
|
|
* check for link.
|
|
* Read the status register twice; BMSR_LINK is latch-low.
|
|
*/
|
|
bmsr = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
|
|
if (bmsr & BMSR_LINK) {
|
|
sc->mii_ticks = 0;
|
|
break;
|
|
}
|
|
|
|
/* Announce link loss right after it happens. */
|
|
if (sc->mii_ticks++ == 0)
|
|
break;
|
|
if (sc->mii_ticks <= sc->mii_anegticks)
|
|
return (0);
|
|
|
|
sc->mii_ticks = 0;
|
|
atphy_auto(sc);
|
|
break;
|
|
}
|
|
|
|
/* Update the media status. */
|
|
atphy_status(sc);
|
|
|
|
/* Callback if something changed. */
|
|
mii_phy_update(sc, cmd);
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
atphy_status(struct mii_softc *sc)
|
|
{
|
|
struct mii_data *mii = sc->mii_pdata;
|
|
uint32_t bmsr, bmcr, ssr;
|
|
|
|
mii->mii_media_status = IFM_AVALID;
|
|
mii->mii_media_active = IFM_ETHER;
|
|
|
|
bmsr = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
|
|
if ((bmsr & BMSR_LINK) != 0)
|
|
mii->mii_media_status |= IFM_ACTIVE;
|
|
|
|
bmcr = PHY_READ(sc, MII_BMCR);
|
|
if ((bmcr & BMCR_ISO) != 0) {
|
|
mii->mii_media_active |= IFM_NONE;
|
|
mii->mii_media_status = 0;
|
|
return;
|
|
}
|
|
|
|
if ((bmcr & BMCR_LOOP) != 0)
|
|
mii->mii_media_active |= IFM_LOOP;
|
|
|
|
ssr = PHY_READ(sc, ATPHY_SSR);
|
|
if ((ssr & ATPHY_SSR_SPD_DPLX_RESOLVED) == 0) {
|
|
/* Erg, still trying, I guess... */
|
|
mii->mii_media_active |= IFM_NONE;
|
|
return;
|
|
}
|
|
|
|
switch (ssr & ATPHY_SSR_SPEED_MASK) {
|
|
case ATPHY_SSR_1000MBS:
|
|
mii->mii_media_active |= IFM_1000_T;
|
|
/*
|
|
* atphy(4) got a valid link so reset mii_ticks.
|
|
* Resetting mii_ticks is needed in order to
|
|
* detect link loss after auto-negotiation.
|
|
*/
|
|
sc->mii_ticks = 0;
|
|
break;
|
|
case ATPHY_SSR_100MBS:
|
|
mii->mii_media_active |= IFM_100_TX;
|
|
sc->mii_ticks = 0;
|
|
break;
|
|
case ATPHY_SSR_10MBS:
|
|
mii->mii_media_active |= IFM_10_T;
|
|
sc->mii_ticks = 0;
|
|
break;
|
|
default:
|
|
mii->mii_media_active |= IFM_NONE;
|
|
return;
|
|
}
|
|
|
|
if ((ssr & ATPHY_SSR_DUPLEX) != 0)
|
|
mii->mii_media_active |= IFM_FDX;
|
|
else
|
|
mii->mii_media_active |= IFM_HDX;
|
|
|
|
/* XXX Master/Slave, Flow-control */
|
|
}
|
|
|
|
static void
|
|
atphy_reset(struct mii_softc *sc)
|
|
{
|
|
struct atphy_softc *asc;
|
|
uint32_t reg;
|
|
int i;
|
|
|
|
asc = (struct atphy_softc *)sc;
|
|
|
|
/* Take PHY out of power down mode. */
|
|
PHY_WRITE(sc, 29, 0x29);
|
|
PHY_WRITE(sc, 30, 0);
|
|
|
|
reg = PHY_READ(sc, ATPHY_SCR);
|
|
/* Enable automatic crossover. */
|
|
reg |= ATPHY_SCR_AUTO_X_MODE;
|
|
/* Disable power down. */
|
|
reg &= ~ATPHY_SCR_MAC_PDOWN;
|
|
/* Enable CRS on Tx. */
|
|
reg |= ATPHY_SCR_ASSERT_CRS_ON_TX;
|
|
/* Auto correction for reversed cable polarity. */
|
|
reg |= ATPHY_SCR_POLARITY_REVERSAL;
|
|
PHY_WRITE(sc, ATPHY_SCR, reg);
|
|
|
|
/* Workaround F1 bug to reset phy. */
|
|
atphy_auto(sc);
|
|
|
|
for (i = 0; i < 1000; i++) {
|
|
DELAY(1);
|
|
if ((PHY_READ(sc, MII_BMCR) & BMCR_RESET) == 0)
|
|
break;
|
|
}
|
|
}
|
|
|
|
static uint16_t
|
|
atphy_anar(struct ifmedia_entry *ife)
|
|
{
|
|
uint16_t anar;
|
|
|
|
anar = 0;
|
|
switch (IFM_SUBTYPE(ife->ifm_media)) {
|
|
case IFM_AUTO:
|
|
anar |= ANAR_TX_FD | ANAR_TX | ANAR_10_FD | ANAR_10;
|
|
return (anar);
|
|
case IFM_1000_T:
|
|
return (anar);
|
|
case IFM_100_TX:
|
|
anar |= ANAR_TX;
|
|
break;
|
|
case IFM_10_T:
|
|
anar |= ANAR_10;
|
|
break;
|
|
default:
|
|
return (0);
|
|
}
|
|
|
|
if (((ife->ifm_media & IFM_GMASK) & IFM_FDX) != 0) {
|
|
if (IFM_SUBTYPE(ife->ifm_media) == IFM_100_TX)
|
|
anar |= ANAR_TX_FD;
|
|
else
|
|
anar |= ANAR_10_FD;
|
|
}
|
|
|
|
return (anar);
|
|
}
|
|
|
|
static int
|
|
atphy_auto(struct mii_softc *sc)
|
|
{
|
|
uint16_t anar;
|
|
|
|
anar = BMSR_MEDIA_TO_ANAR(sc->mii_capabilities);
|
|
PHY_WRITE(sc, MII_ANAR, anar | (3 << 10) | ANAR_CSMA);
|
|
if ((sc->mii_extcapabilities & (EXTSR_1000TFDX | EXTSR_1000THDX)) != 0)
|
|
PHY_WRITE(sc, MII_100T2CR, GTCR_ADV_1000TFDX |
|
|
GTCR_ADV_1000THDX);
|
|
PHY_WRITE(sc, MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG);
|
|
|
|
return (EJUSTRETURN);
|
|
}
|